Fast prototyping of datapath-intensive architectures

A description is given of Hyper, a synthesis environment for real-time systems with datapath-intensive architectures. Hyper uses a single, global quality measure throughout the system to drive the exploration of the design space. This approach effectively merges the allocation of hardware, the application of transformations, and the handling of hierarchy in a consistent way. Hyper's modular organization around a central database also allows new software modules to be introduced easily. The discussion covers behavioral specification, module selection, exploring the design space, transformations, scheduling and assignment, and hardware mapping. Four versions of an IIR filter generated using Hyper and Lager IV are compared. It is seen that layouts generated using Hyper are more area efficient than layouts done using the more traditional methods based on one-to-one mapping or the use of multiprocessors.<<ETX>>

[1]  David G. Messerschmitt,et al.  Breaking the Recursive Bottleneck , 1988 .

[2]  Miodrag Potkonjak,et al.  A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs , 1989, 26th ACM/IEEE Design Automation Conference.

[3]  Miodrag Potkonjak,et al.  HYPER: an interactive synthesis environment for high performance real time applications , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  A.H.M. van Roermund,et al.  A general-purpose programmable video signal processor , 1989 .

[5]  Rajiv Jain,et al.  Module selection for pipelined synthesis , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[6]  Monica S. Lam,et al.  A Transformational Model of VLSI Systolic Design , 1985, Computer.

[7]  Giovanni De Micheli Guest Editorial: High-Level Synthesis of Digital Circuits , 1990, IEEE Des. Test Comput..

[8]  Hugo De Man,et al.  Combined hardware selection and pipelining in high performance data-path design , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[9]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Miodrag Potkonjak,et al.  Resource driven synthesis in the HYPER system , 1990, IEEE International Symposium on Circuits and Systems.

[11]  D. J. A. Welsh Correlated percolation and repulsive particle systems , 1986 .

[12]  Jan M. Rabaey,et al.  An integrated CAD system for algorithm-specific IC design , 1989, [1989] Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences. Volume 1: Architecture Track.