Analysis of Defects and Variations in Embedded Spin Transfer Torque (STT) MRAM Arrays

Spin transfer torque magnetic random access memory (STT-MRAM) is a competitive, future memory technology for last-level embedded caches. It exhibits ultra-high density (3-4X of SRAM), non-volatility, nano-second Read and Write speeds, and process and voltage compatibility with CMOS. As the design and fabrication process mature for the STT-MRAM, there is a need to study the various fault models that can affect this novel memory technology. This work presents a comprehensive analysis of fault models which represent both parametric variations as well as defects (opens and shorts) in STT MRAM. Sensitivity of Read, Write and Retention to process (material and lithographic) parameters, defects (both intra-cell and inter-cell) and data patterns are studied.

[1]  Mohamad Towfik Krounbi,et al.  Erratum: Basic principles of STT-MRAM cell operation in memory arrays , 2013 .

[2]  Seung H. Kang,et al.  A 45nm 1Mb embedded STT-MRAM with design techniques to minimize read-disturbance , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[3]  Yiran Chen,et al.  STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Camelia Hora,et al.  Systematic defects in deep sub-micron technologies , 2004, 2004 International Conferce on Test.

[5]  K. Roy,et al.  Physics-Based SPICE-Compatible Compact Model for Simulating Hybrid MTJ/CMOS Circuits , 2013, IEEE Transactions on Electron Devices.

[6]  Said Hamdioui,et al.  Testing Open Defects in Memristor-Based Memories , 2015, IEEE Transactions on Computers.

[7]  Kang L. Wang,et al.  Low-power non-volatile spintronic memory: STT-RAM and beyond , 2013 .

[8]  Cheng-Wen Wu,et al.  Defect oriented fault analysis for SRAM , 2003, 2003 Test Symposium.

[9]  Arnaud Virazel,et al.  Impact of Resistive-Bridging Defects in SRAM Core-Cell , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[10]  Arijit Raychowdhury,et al.  Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[11]  Jonathan Z. Sun.  Spin-current interaction with a monodomain magnetic body: A model study , 2000 .

[12]  Said Hamdioui,et al.  Testing static and dynamic faults in random access memories , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[13]  Seung H. Kang,et al.  Design Consideration of Magnetic Tunnel Junctions for Reliable High-Temperature Operation of STT-MRAM , 2010, IEEE Transactions on Magnetics.

[14]  Patrick Ndai,et al.  Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Said Hamdioui,et al.  On Defect Oriented Testing for Hybrid CMOS/Memristor Memory , 2011, 2011 Asian Test Symposium.

[16]  Ad J. van de Goor,et al.  Using March Tests to Test SRAMs , 1993, IEEE Des. Test Comput..

[17]  Sachhidh Kannan,et al.  Detection, diagnosis, and repair of faults in memristor-based memories , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[18]  Mircea R. Stan,et al.  The Promise of Nanomagnetics and Spintronics for Future Logic and Universal Memory , 2010, Proceedings of the IEEE.

[19]  Satoshi Takaya,et al.  7.5 A 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[20]  Kaushik Roy,et al.  Modeling of failure probability and statistical design of Spin-Torque Transfer Magnetic Random Access Memory (STT MRAM) array for yield enhancement , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[21]  Hui Zhao,et al.  A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.

[22]  Jin-Fu Li,et al.  Fault modeling and testing of 1T1R memristor memories , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[23]  K. Roy,et al.  Numerical analysis of typical STT-MTJ stacks for 1T-1R memory arrays , 2010, 2010 International Electron Devices Meeting.

[24]  Jean Michel Portal,et al.  Design and Test Challenges in Resistive Switching RAM (ReRAM): An Electrical Model for Defect Injections , 2009, 2009 14th IEEE European Test Symposium.