A Frequency-Translating Hybrid Architecture for Wide-Band Analog-to-Digital Converters

A parallel architecture for high-bandwidth analog-to-digital conversion is presented. The proposed architecture uses frequency translation along with multi-rate signal processing to digitize a wide-band continuous-time analog signal through an array of identical narrowband analog-to-digital converters (ADCs). The basic idea behind this structure is to decompose the input signal into smaller frequency (channels). Each channel is composed of a two-path system that includes mixers, identical low-pass filters and identical baseband ADCs. The signal in each two-path channel is sampled and digitized into narrowband quadrature signals. After digitizing the signal in each channel, the low-rate subband samples are upconverted back to their respective center frequencies, then filtered and combined to reconstruct the digital representation of the original wide-band input signal. The digital filters are designed to minimize the reconstruction error. The effects of some major nonidealities are discussed. Several simulation results are also presented to demonstrate the performance of the system.

[1]  J. Van der Spiegel,et al.  Multiband sigma-delta modulation , 1993 .

[2]  Rodney G. Vaughan,et al.  Frequency-shifting using bandpass sampling , 1994, IEEE Trans. Signal Process..

[3]  Ian Galton,et al.  Delta-Sigma modulator based A/D conversion without oversampling , 1995 .

[4]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  S. Mitra,et al.  Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer , 1991 .

[6]  Truong Q. Nguyen,et al.  Design of hybrid filter banks for analog/digital conversion , 1998, IEEE Trans. Signal Process..

[7]  S. R. Velazquez.  High-performance advanced filter bank analog-to-digital converter for universal RF receivers , 1998, Proceedings of the IEEE-SP International Symposium on Time-Frequency and Time-Scale Analysis (Cat. No.98TH8380).

[8]  Yorgos Palaskas,et al.  A 4GS/S 4b flash ADC in 0.16μm CMOS , 2006 .

[9]  Y. Palaskas,et al.  A 4GS/s 4b Flash ADC in 0.18/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[11]  N. Weste,et al.  A 500 MHz CMOS anti-alias filter using feed-forward op-amps with local common-mode feedback , 2003 .

[12]  G. Ding,et al.  Frequency-interleaving technique for high-speed A/D conversion , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[13]  Lars Wanhammar,et al.  Two-channel digital and hybrid analog/digital multirate filter banks with very low-complexity analysis or synthesis filters , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[14]  K. Jenkins,et al.  Microwave inductors and capacitors in standard multilevel interconnect silicon technology , 1996 .

[15]  H. V. Sorensen,et al.  An overview of sigma-delta converters , 1996, IEEE Signal Process. Mag..

[16]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[17]  Bruce A. Wooley,et al.  A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion , 1991 .

[18]  Rodney G. Vaughan,et al.  The theory of bandpass sampling , 1991, IEEE Trans. Signal Process..

[19]  S. Mirabbasi,et al.  A prototype implementation of a two-channel frequency-translating hybrid ADC , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[20]  Truong Q. Nguyen,et al.  A hybrid filter bank approach to analog-to-digital conversion , 1994, Proceedings of IEEE-SP International Symposium on Time- Frequency and Time-Scale Analysis.

[21]  Michiel Steyaert,et al.  A 1.5 GHz highly linear CMOS downconversion mixer , 1995, IEEE J. Solid State Circuits.

[22]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .

[23]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[24]  Augusto Gutierrez-Aitken,et al.  An Ultra-Wideband 7-Bit 5 Gsps ADC Implemented in Submicron InP HBT Technology , 2007, 2007 IEEE Compound Semiconductor Integrated Circuits Symposium.

[25]  P. P. Vaidyanathan,et al.  Classical sampling theorems in the context of multirate and polyphase digital filter bank structures , 1988, IEEE Trans. Acoust. Speech Signal Process..

[26]  Jieh-Tsorng Wu,et al.  A background timing-skew calibration technique for time-interleaved analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[27]  Roberto H. Bamberger,et al.  Combining subband decomposition and sigma delta modulation for wideband A/D conversion , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[28]  Sanjit K. Mitra,et al.  Multirate analog-digital systems for signal processing and conversion , 1997 .

[29]  J.P.F. Glas,et al.  Digital I/Q imbalance compensation in a low-IF receiver , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).

[30]  Robert M. R. Neff,et al.  A 4 Gsample/s 8b ADC in 0.35 μm CMOS , 2002 .

[31]  Scott Richard Velazquez,et al.  A hybrid quadrature mirror filter bank approach to analog-to-digital conversion , 1994 .

[32]  Asad A. Abidi,et al.  CMOS active filter design at very high frequencies , 1990 .

[33]  D. Asemani,et al.  Influences of oversampling and analog imperfections on Hybrid Filter Bank A/D converters , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[34]  John A. Nelder,et al.  A Simplex Method for Function Minimization , 1965, Comput. J..

[35]  Terri S. Fiez,et al.  A Nyquist-rate delta-sigma A/D converter , 1998 .

[36]  H. Barthelemy,et al.  NMOS transistors based Karsilayan & Schaumann gyrator :'lowpass and bandpass filter applications' , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[37]  Scott R. Velazquez.  Hybrid filter banks for analog/digital conversion , 1997 .

[38]  Kenneth W. Martin,et al.  Complex signal processing is not - complex , 2004, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[39]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[40]  B.A. Wooley,et al.  A two-path bandpass sigma-delta modulator with extended noise shaping , 2000, IEEE Journal of Solid-State Circuits.

[41]  T. Hornak,et al.  A 1-GHz 6-bit ADC system , 1987 .

[42]  G. Kubin,et al.  A Novel Channel Randomization Method for Time-Interleaved ADCs , 2005, 2005 IEEE Instrumentationand Measurement Technology Conference Proceedings.

[43]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[44]  B. Wooley,et al.  A 40-GHz-bandwidth, 4-bit, time-interleaved A/D converter using photoconductive sampling , 2003, IEEE J. Solid State Circuits.

[45]  Won Namgoong,et al.  A channelized digital ultrawideband receiver , 2003, IEEE Trans. Wirel. Commun..

[46]  Terri S. Fiez,et al.  A comparative analysis of parallel delta-sigma ADC architectures , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[47]  Won Namgoong,et al.  A 0.25 /spl mu/m CMOS 3b 12.5 GS/s frequency channelized receiver for serial-links , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[48]  Francois Krummenacher,et al.  A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[49]  Ian Galton,et al.  Oversampling parallel delta-sigma modulator A/D conversion , 1996 .

[50]  Kang,et al.  An 8-GSa/s 8-bit ADC System , 1997, Symposium 1997 on VLSI Circuits.

[51]  Y.P. Tsividis,et al.  Widely programmable high-frequency continuous-time filters in digital CMOS technology , 2000, IEEE Journal of Solid-State Circuits.

[52]  Behzad Razavi,et al.  A 40 Gb/s clock and data recovery circuit in 0.18 μm CMOS technology , 2003 .

[53]  Sanjit K. Mitra,et al.  High-speed A/D conversion incorporating a QMF bank , 1992 .

[54]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[55]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[56]  Ian Galton.  An analysis of quantization noise in delta sigma modulation and its application to parallel delta sigma modulation , 1992 .

[57]  Boris Murmann.  Digitally Assisted Analog Circuits , 2006, IEEE Micro.

[58]  Li Yu,et al.  A novel adaptive mismatch cancellation system for quadrature IF radio receivers , 1999 .

[59]  Jan Van der Spiegel,et al.  Multi band sigma delta analog to digital conversion , 1994, Proceedings of ICASSP '94. IEEE International Conference on Acoustics, Speech and Signal Processing.

[60]  R. H. Bamberger,et al.  A Fourth Order Bandpass Delta-Sigma Modulator with Digitally Programmable Passband Frequency , 1997 .

[61]  Shahriar Mirabbasi.  A 43mW Single-Channel 4GSIs4-Bit Flash ADC in O.18(pm CMOS , 2007 .

[62]  D. Esteban,et al.  Application of quadrature mirror filters to split band voice coding schemes , 1977 .

[63]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[64]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[65]  Ian Galton,et al.  Parallel delta-sigma A/D conversion , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[66]  Stephen H. Lewis,et al.  Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.