Lateral DMOS Power transistor design

Two dimensional analysis has been applied to model the lateral DMOST (LDMOST) transistor in the off condition. This approach predicts breakdown voltages beyond the conventional limit. Using this model, a 400 volt lateral transistor was designed, fabricated, and tested. The design values obtained from the numerical modeling, and the experimental results for a >425 volt LDMOST are presented.

[1]  S. Colak,et al.  Reverse avalanche breakdown in gated diodes , 1980 .

[2]  J. Appels,et al.  High voltage thin layer devices (RESURF devices) , 1979, 1979 International Electron Devices Meeting.