Gigabit Ethernet over unshielded twisted pair cables
暂无分享,去创建一个
[1] P. Larsson. A 2-1600 MHz 1.2-2.5 V CMOS clock-recovery PLL with feedback phase-selection and averaging phase-interpolation for jitter reduction , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[2] Mohan Kalkunte,et al. Gigabit ethernet: migrating to high-bandwidth LANs , 1998 .
[3] E. F. Haratsch. High-speed VLSI implementation of reduced complexity sequence estimation algorithms with application to Gigabit Ethernet 1000Base-T , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).
[4] K. Azadet,et al. A low power 128-tap digital adaptive equalizer for broadband modems , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[5] Oscar E. Agazzi,et al. Design considerations for gigabit Ethernet 1000Base-T twisted pair transceivers , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[6] K. Azadet,et al. Low-power equalizer architectures for high speed modems , 1998 .
[7] K. Mueller,et al. Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..
[8] Rudy Van De Plassche. Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .
[9] G. Ungerboeck,et al. Trellis-coded modulation with redundant signal sets Part I: Introduction , 1987, IEEE Communications Magazine.