High-Performance Mixed-Mode Universal Min-Max Circuits for Nanotechnology

In this paper a low-power, high-speed and high-resolution voltage-mode Min-Max circuit, as well as a new efficient universal structure for determining the minimum and maximum values of the input digital signals, is proposed for nanotechnology. In addition, the proposed designs provide rail-to-rail input and output signals which enhance the performance and the robustness of the circuits. The advantage of the proposed Min-Max circuit is that it is extendable for any arbitrary n-digit and radix-r input numbers. Comprehensive simulation results at CMOS and CNFET technologies demonstrate the low-power and high-performance operation as well as insusceptibility to PVT variations of the proposed structure.

[1]  Abdollah Khoei,et al.  Design of high-speed high-precision voltage-mode MAX-MIN circuits with low area and low power consumption , 2009, 2009 European Conference on Circuit Theory and Design.

[2]  Ioannis Pitas,et al.  Analog implementation of fast min/max filtering , 1998 .

[3]  Edgar Sanchez-Sinencio,et al.  Min-net winner-take-all CMOS implementation , 1993 .

[4]  Robert Henderson,et al.  53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS , 2010 .

[5]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Keivan Navi,et al.  Novel direct designs for 3-input XOR function for low-power and high-speed applications , 2010 .

[7]  John Taylor,et al.  A CMOS analog winner-take-all network for large-scale applications , 1998 .

[8]  Jijun Luo,et al.  Network controlled mobility management with policy enforcement towards IMT-A , 2008, 2008 International Conference on Communications, Circuits and Systems.

[9]  Ramón González Carvajal,et al.  A High-Swing, High-Speed CMOS WTA Using Differential Flipped Voltage Followers , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Roubik Gregorian,et al.  Introduction to CMOS OP-AMPs and Comparators , 1999 .

[11]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[12]  Yu Cao,et al.  Compact modeling of carbon nanotube transistor for early stage process-design exploration , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[13]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[14]  C.J.B. Fayomi,et al.  Design and characterization of low-voltage analog switch without the need for clock boosting , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[15]  I. E. Opris.  Rail-to-rail multiple-input min/max circuit , 1998 .

[16]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[17]  Bogdan M. Wilamowski,et al.  Cmos Implementation of a voltage-Mode Fuzzy Min-Max Controller , 1996, J. Circuits Syst. Comput..

[18]  Arash Ahmadi,et al.  Effect of variability in SWCNT-based logic gates , 2009, Proceedings of the 2009 12th International Symposium on Integrated Circuits.

[19]  Ramon G. Carvajal,et al.  High-speed high-precision min/max circuits in CMOS technology , 2000 .

[20]  A. K. Abu El-Seoud,et al.  On modelling and characterization of single electron transistor , 2007 .

[21]  Ioannis Pitas,et al.  Analog implementation of erosion/dilation, median and order statistics filters , 2000, Pattern Recognit..

[22]  Yong-Bin Kim,et al.  Performance evaluation of CNFET-based logic gates , 2009, 2009 IEEE Instrumentation and Measurement Technology Conference.

[23]  E. Sanchez-Sinencio,et al.  CMOS winner-take-all circuits: a detailed comparison , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[24]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[25]  Georges Gielen,et al.  Analog small-signal modeling-part I: behavioral signal path modeling for analog integrated circuits , 2001 .

[26]  Yong-Bin Kim,et al.  A novel design methodology to optimize the speed and power of the CNTFET circuits , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[27]  Keivan Navi,et al.  Universal ternary logic circuit design through carbon nanotube technology , 2009 .

[28]  Keivan Navi,et al.  Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics , 2011 .

[29]  Pipat Prommee,et al.  CMOS WTA maximum and minimum circuits with their applications to analog switch and rectifiers , 2011, Microelectron. J..

[30]  RafaŁ DŁugosz,et al.  Low power current-mode binary-tree asynchronous Min/Max circuit , 2010 .

[31]  Keivan Navi,et al.  Two new low-power Full Adders based on majority-not gates , 2009, Microelectron. J..

[32]  K. Maharatna,et al.  Modeling SWCNT Bandgap and Effective Mass Variation Using a Monte Carlo Approach , 2010, IEEE Transactions on Nanotechnology.

[33]  Performance assessment of analog circuits with carbon nanotube FET (CNFET) , 2010, GLSVLSI '10.

[34]  Brent Maundy.  Min/Max circuit for analog convolutional decoders , 2001 .

[35]  F. Lombardi,et al.  A novel CNTFET-based ternary logic gate design , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[36]  Bashir M. Al-Hashimi,et al.  HSPICE implementation of a numerically efficient model of CNT transistor , 2009, 2009 Forum on Specification & Design Languages (FDL).

[37]  Jui-Lin Lai,et al.  Implementation of Fuzzy Cellular Neural Network with image sensor in CMOS technology , 2008, 2008 International Conference on Communications, Circuits and Systems.

[38]  Kobchai Dejhan,et al.  CMOS-based near zero-offset multiple inputs max–min circuits and its applications , 2009 .

[39]  Abdollah Khoei,et al.  High Speed High Precision voltage-Mode Max and Min Circuits , 2007, J. Circuits Syst. Comput..

[40]  Ramón González Carvajal,et al.  New compact CMOS continuous-time low-Voltage analog rank-order filter architecture , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[41]  Yong-Bin Kim,et al.  A new SRAM cell design using CNTFETs , 2008, 2008 International SoC Design Conference.

[42]  Keivan Navi,et al.  Design and implementation of Multistage Interconnection Networks using Quantum-dot Cellular Automata , 2011, Microelectron. J..

[43]  V. Adler,et al.  Delay and Power Expressions for a CMOS Inverter Driving a Resistive-Capacitive Load , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[44]  Kaushik Roy,et al.  Carbon Nanotube Electronics: Design of High-Performance and Low-Power Digital Circuits , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[45]  Karim Abdelhalim,et al.  A Nanowatt Successive Approximation ADC with Offset Correction for Implantable Sensor Applications , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[46]  Yong-Bin Kim,et al.  High speed and low power transceiver design with CNFET and CNT bundle interconnect , 2010, 23rd IEEE International SOC Conference.