FPGA Based Low Power Router Design Using High Speed Transeceiver Logic IO Standard
暂无分享,去创建一个
[1] CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA , 2015, Wirel. Pers. Commun..
[2] Bishwajeet Pandey,et al. Reduction of I/O power using energy efficient HSTL I/O standard in vedic multiplier on FPGA , 2015, 2015 2nd International Conference on Computing for Sustainable Global Development (INDIACom).
[3] Tanesh Kumar,et al. IoTs Enable Active Contour Modeling Based Energy Efficient and Thermal Aware Object Tracking on FPGA , 2015, Wirel. Pers. Commun..
[4] Amanpreet Kaur,et al. Different IO standard based energy efficient decoder design for 64-bit processor architecture , 2015, 2015 2nd International Conference on Computing for Sustainable Global Development (INDIACom).
[5] Bishwajeet Pandey,et al. Thermal aware Internet of Things Enable Energy Efficient Encoder Design for Security on FPGA , 2015 .
[6] Bishwajeet Pandey,et al. HSTL based low power thermal aware adder design on 65nm FPGA , 2015, 2015 2nd International Conference on Computing for Sustainable Global Development (INDIACom).
[7] Bishwajeet Pandey,et al. SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA , 2015 .
[8] Tanesh Kumar,et al. Simulation of HSTL IO standard based energy efficient Punjabi Unicode reader on FPGA , 2014, 2014 International Conference on Open Source Systems & Technologies.