Multi-objective Low-Power CDFG Scheduling Using Fine-Grained DVS Architecture in Distributed Framework

There has been a renewed interest in the operator scheduling problem due to the down-scaling trend of CMOS technology and the increasing adoption of the fine-grained power management at the level of individual functional unit. Traditionally branch-and-bound has been a popular choice for determining the pareto-optimal frontier with respect to area and power under certain user constraints. In this paper we explore the scope of parallelism within the branch-and-bound(B/B) algorithm for control and data-flow intensive circuits in order to address the scalability issue. The scheduling also aims at maximum conditional and unconditional resource sharing and is able to attain sufficient area and power gains for complex benchmarks under strict and relaxed timing constraints. Experimental results reveals that the distributed framework is able to parallelize the search space uniformly and is able to achieve promising speedup compared to the serial B/B counterpart.

[1]  Yu-Chin Hsu,et al.  A formal approach to the scheduling problem in high level synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Majid Sarrafzadeh,et al.  Scheduling with multiple voltages , 1997, Integr..

[3]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[5]  Ranga Vemuri,et al.  Scheduling for low power under resource and latency constraints , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[6]  C. Chakrabarti,et al.  ILP-based scheme for low power scheduling and resource binding , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[7]  Jason Cong,et al.  Optimal simultaneous module and multivoltage assignment for low power , 2006, TODE.

[8]  Benton H. Calhoun,et al.  Power switch characterization for fine-grained dynamic voltage scaling , 2008, 2008 IEEE International Conference on Computer Design.

[9]  N. Ranganathan,et al.  A low power scheduler using game theory , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[10]  Pallab Dasgupta,et al.  Operator Scheduling Revisited: A Multi-objective Perspective for Fine-Grained DVS Architecture , 2012, ACITY.

[11]  Kazutoshi Wakabayashi,et al.  Global scheduling independent of control dependencies based on condition vectors , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[12]  R. Composano,et al.  Path-based scheduling for synthesis , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.

[13]  Chaitali Chakrabarti,et al.  Low-power scheduling with resources operating at multiple voltages , 2000 .

[14]  Reinaldo A. Bergamaschi,et al.  Scheduling under resource constraints and module assignment , 1991, Integr..

[15]  Tughrul Arslan,et al.  Multi-objective design strategy for high-level low power design of DSP systems , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[16]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[17]  Jürgen Teich,et al.  System-Level Synthesis Using Evolutionary Algorithms , 1998, Des. Autom. Embed. Syst..

[18]  Benton H. Calhoun,et al.  Panoptic DVS: A fine-grained dynamic voltage scaling framework for energy scalable CMOS design , 2009, 2009 IEEE International Conference on Computer Design.