A fully-digital phase modulator with phase calibration loop for high data-rate systems

This paper presents a digital phase modulator for wide bandwidth polar transmitters. It adopts a digital-to-time converter (DTC) and high-speed phase calibration loop that improves sampling rate for the same phase resolution. The DTC consists of a chain delay line with different delay cells to generate a small phase. A feedback loop based on a novel time-to-digital converter (TDC) nested inside the phase modulator sets the DTC output phase accurately across the range of input digital code as well as over process, voltage, and temperature. By using the TDC-based feedback loop, the proposed phase modulator can achieve high sampling rate and small phase resolution. The phase modulator achieves 0.72 degree phase resolution and 40 MS/s sampling rate while consuming 8 mW of power. This phase modulator is implemented in a 180 nm CMOS technology and occupies 0.3 mm2.

[1]  Pin-En Su,et al.  A 2.4 GHz Wideband Open-Loop GFSK Transmitter With Phase Quantization Noise Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[2]  Hooman Darabi,et al.  A Low-Power GSM/EDGE/WCDMA Polar Transmitter in 65-nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[3]  Tsung-Hsien Lin,et al.  A 200-pJ/b MUX-Based RF Transmitter for Implantable Multichannel Neural Recording , 2009, IEEE Transactions on Microwave Theory and Techniques.