Predictive worst case statistical modeling of 0.8- mu m BICMOS bipolar transistors: a methodology based on process and mixed device/circuit level simulators

The authors discuss the use of mixed-level physics-based device/circuit simulation software and semiconductor process simulator in the construction of predictive worst case process conditions for bipolar transistors currently being manufactured in AT&T 0.8- mu m BICMOS technology. Process fluctuations are introduced into the process simulator using the Latin hypercube (Monte Carlo) sampling method. The method is different from those in previous similar studies in that the compact device model parameter extraction step for each sample process is bypassed and active devices in the circuit are described by the physical device simulator rather than a compact model representation. This eliminates deficiencies associated with compact semiconductor device models. Furthermore, inaccuracies and difficulties introduced by compact model parameter extractions (especially for bipolar transistors) are also eliminated. The method is very useful in identifying critical process steps which determine the electrical performance of the devices and circuits. >

[1]  Ronald L. Iman,et al.  A FORTRAN-77 PROGRAM AND USER'S GUIDE FOR THE GENERATION OF LATIN HYPERCUBE AND RANDOM SAMPLES FOR USE WITH COMPUTER MODELS , 1984 .

[2]  W. J. McCalla,et al.  Experimental study of Gummel-Poon model parameter correlations for bipolar junction transistors , 1977 .

[3]  P. Zeitzoff.  A simplified approach for quasi-three-dimensional modeling of npn transistors , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[4]  H. C. Poon,et al.  An integral charge control model of bipolar transistors , 1970, Bell Syst. Tech. J..

[5]  John Logan,et al.  Statistical circuit design: Characterization and modeling for statistical design , 1971 .

[6]  Peter Lloyd,et al.  Technology CAD for competitive products , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  H. C. de Graaff,et al.  Measurements of bandgap narrowing in Si bipolar transistors , 1976 .

[8]  W. F. Davis,et al.  Statistical IC simulation based on independent wafer extracted process parameters and experimental designs , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.

[9]  Ping Yang,et al.  The determination of SPICE Gummel-Poon parameters by a merged optimization-extraction technique , 1989, Proceedings of the Bipolar Circuits and Technology Meeting.

[10]  Sani R. Nassif,et al.  A Methodology for Worst-Case Analysis of Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Rainer Laur,et al.  MEDUSA--A Simulator for Modular Circuits , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  A. R. Alvarez,et al.  A methodology for worst-case design of BiCMOS integrated circuits , 1988, Proceedings of the 1988 Bipolar Circuits and Technology Meeting,.