High-level synthesis of multiple-precision circuits independent of data-objects length

This paper presents a heuristic method to perform the high-level synthesis of multiple-precision specifications. The scheduling is based on the balance of the number of bits calculated per cycle, and the allocation on the bit-level reuse of the hardware resources. The implementations obtained are multiple-precision datapaths independent of the number and widths of the specification operations. As a result impressive area savings are achieved in comparison with conventional algorithms implementations.

[1]  Román Hermida,et al.  Multiple-precision circuits allocation independent of data-objects length , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Yu-Chin Hsu,et al.  Data path allocation based on bipartite weighted matching , 1990, 27th ACM/IEEE Design Automation Conference.

[3]  Heinrich Meyr,et al.  System level fixed-point design based on an interpolative approach , 1997, DAC.

[4]  Miodrag Potkonjak,et al.  Low-power behavioral synthesis optimization using multiple precision arithmetic , 1999, DAC '99.

[5]  Wayne Luk,et al.  Heuristic datapath allocation for multiple wordlength systems , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[6]  Alice C. Parker,et al.  Data path tradeoffs using MABAL , 1991, DAC '90.

[7]  Patrick Schaumont,et al.  A methodology and design environment for DSP ASIC fixed point refinement , 1999, DATE '99.

[8]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  M. Potkonjak,et al.  Low-power behavioral synthesis optimization using multiple precision arithmetic , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[10]  Wayne Luk,et al.  Optimal datapath allocation for multiple-wordlength systems , 2000 .