Quadruple Cross-Coupled Dual-Interlocked-Storage-Cells-Based Multiple-Node-Upset-Tolerant Latch Designs
暂无分享,去创建一个
Jie Song | Patrick Girard | Zhengfeng Huang | Zhili Chen | Xiaoqing Wen | Aibin Yan | Jie Cui | Yafei Ling
[1] Massimo Alioto,et al. Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Sylvain Clerc,et al. New D-Flip-Flop Design in 65 nm CMOS for Improved SEU and Low Power Overhead at System Level , 2013, IEEE Transactions on Nuclear Science.
[3] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[4] Xin Liu,et al. Multiple Node Upset-Tolerant Latch Design , 2019, IEEE Transactions on Device and Materials Reliability.
[5] Xu Hui,et al. Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches , 2015, IEICE Electron. Express.
[6] Kohei Miyase,et al. Design of a Triple-Node-Upset Self-Recoverable Latch for Aerospace Applications in Harsh Radiation Environments , 2020, IEEE Transactions on Aerospace and Electronic Systems.
[7] Ahmad Patooghy,et al. Feedback Redundancy: A Power Efficient SEU-Tolerant Latch Design for Deep Sub-Micron Technologies , 2007, 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07).
[8] Santosh Kumar Vishvakarma,et al. Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design , 2017, IEEE Transactions on Semiconductor Manufacturing.
[9] Cecilia Metra,et al. High-Performance Robust Latches , 2010, IEEE Transactions on Computers.
[10] M. Gadlage,et al. Soft Errors Induced by High-Energy Electrons , 2017, IEEE Transactions on Device and Materials Reliability.
[11] Fabrizio Lombardi,et al. Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[12] Hai Huang,et al. Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] Fabrizio Lombardi,et al. F-DICE: A multiple node upset tolerant flip-flop for highly radioactive environments , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).
[14] Yuanqing Li,et al. Double Node Upsets Hardened Latch Circuits , 2015, J. Electron. Test..
[15] Xiaoqing Wen,et al. Novel Low Cost, Double-and-Triple-Node-Upset-Tolerant Latch Designs for Nano-scale CMOS , 2018, IEEE Transactions on Emerging Topics in Computing.
[16] Bahar Asgari,et al. Design of Robust SRAM Cells Against Single-Event Multiple Effects for Nanometer Technologies , 2015, IEEE Transactions on Device and Materials Reliability.
[17] Yiorgos Tsiatouhas,et al. Soft error interception latch: double node charge sharing SEU tolerant design , 2015 .
[18] Spyros Tragoudas,et al. Radiation Hardened Latch Designs for Double and Triple Node Upsets , 2017, IEEE Transactions on Emerging Topics in Computing.
[19] Huaguo Liang,et al. A High Performance SEU Tolerant Latch , 2015, J. Electron. Test..
[20] Huaguo Liang,et al. Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[21] T.M. Mak,et al. Built-In Soft Error Resilience for Robust System Design , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.
[22] Kostas Tsoumanis,et al. Delta DICE: A Double Node Upset resilient latch , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).
[23] Mehdi B. Tahoori,et al. Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[24] Huaguo Liang,et al. A Self-Recoverable, Frequency-Aware and Cost-Effective Robust Latch Design for Nanoscale CMOS Technology , 2015, IEICE Trans. Electron..
[25] Kiamal Z. Pekmestzi,et al. DONUT: A Double Node Upset Tolerant Latch , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.
[26] P. E. Dodd,et al. Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction , 2013, IEEE Transactions on Nuclear Science.
[27] Ken Choi,et al. High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.