Constraints on the Application of 0.5-/spl mu/m MOSFET's to ULSI Systems
暂无分享,去创建一个
[1] Y. Nakagome,et al. An As-P(n+-n-)double diffused drain MOSFET for VLSI's , 1983, IEEE Transactions on Electron Devices.
[2] C.M. Osburn,et al. 1 /spl mu/m MOSFET VLSI technology. I. An overview , 1979, IEEE Journal of Solid-State Circuits.
[3] E. Takeda,et al. An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.
[4] Chenming Hu. Hot-electron effects in MOSFETs , 1983, 1983 International Electron Devices Meeting.
[5] D. L. Critchlow,et al. Fabrication of high-performance LDDFET's with Oxide sidewall-spacer technology , 1982 .
[6] Azriel Rosenfeld,et al. Parallel Image Processing Using Cellular Arrays , 1983, Computer.
[7] A.K. Sinha,et al. Speed limitations due to interconnect time constants in VLSI integrated circuits , 1982, IEEE Electron Device Letters.
[8] S. Asai,et al. A numerical model of avalanche breakdown in MOSFET's , 1978, IEEE Transactions on Electron Devices.
[9] H. T. Kung. Why systolic architectures? , 1982, Computer.
[10] Takaaki Hagiwara,et al. Device performance degradation due to hot carriers having energies below the Si‐SiO2 energy barrier , 1984 .
[11] Moshe Krieger,et al. Multiple Microprocessor Systems: What, Why, and When , 1983, Computer.
[12] S. Asai,et al. Analytical models of threshold voltage and breakdown voltage of short-channel MOSFETs derived from two-dimensional analysis , 1979, IEEE Journal of Solid-State Circuits.