Modeling of Effective Thermal Resistance in Sub-14-nm Stacked Nanowire and FinFETs

In advanced technology nodes, an increase in power density, use of nonplanar architectures, and novel materials can aggravate local self-heating due to active power dissipation. In this paper, 3-D device simulations are performed to analyze thermal effects in fin-shaped field-effect transistors (FinFETs) and stacked-nanowire FETs (NWFETs). Based on empirically extracted equations, a new model for thermal resistance estimation is proposed, which for the first time takes into account the aggregate impact of a number of fins, number of gate fingers, number, and dimensions of stacked nanowires. We have extracted the proposed model against calibrated 3-D TCAD simulations over a range of device design variables of interest. Our results show that the model may be useful for estimation of thermal resistance in FinFETs and NWFETs with large layouts.

[1]  L. Selmi,et al.  Performance comparison for FinFETs, nanowire and stacked nanowires FETs: Focus on the influence of surface roughness and thermal effects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[2]  M. Asheghi,et al.  Thermal conductivity model for thin silicon-on-insulator layers at high temperatures , 2002, 2002 IEEE International SOI Conference.

[3]  T. Hook,et al.  Comparison of heat outflow in dense sub-14nm contemporary NFETs: Bulk/SOI, inserted-oxide FinFET and nanowire FET , 2016, 2016 3rd International Conference on Emerging Electronics (ICEE).

[4]  T. Hook,et al.  Series Resistance Reduction in Stacked Nanowire FETs for 7-nm CMOS Technology , 2016, IEEE Journal of the Electron Devices Society.

[5]  M. Shrivastava,et al.  Physical Insight Toward Heat Transport and an Improved Electrothermal Modeling Framework for FinFET Architectures , 2012, IEEE Transactions on Electron Devices.

[6]  M. Berger,et al.  Estimation of heat transfer in SOI-MOSFETs , 1991 .

[7]  Chenming Hu,et al.  SOI thermal impedance extraction methodology and its significance for circuit simulation , 2001 .

[8]  William Redman-White,et al.  Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques , 1996 .

[9]  C. Liu,et al.  Thermal resistance modeling of back-end interconnect and intrinsic FinFETs, and transient simulation of inverters with capacitive loading effects , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[10]  G.D.J. Smit,et al.  Experimental assessment of self-heating in SOI FinFETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[11]  Nobuyasu Beppu,et al.  Thermal-aware device design of nanoscale bulk/SOI FinFETs: Suppression of operation temperature and its variability , 2011, 2011 International Electron Devices Meeting.

[12]  K. Uchida,et al.  Experimental study of self-heating effect (SHE) in SOI MOSFETs: Accurate understanding of temperatures during AC conductance measurement, proposals of 2ω method and modified pulsed IV , 2012, 2012 International Electron Devices Meeting.

[13]  Phil Oldiges,et al.  Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond , 2015, 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S).

[14]  Chenming Hu,et al.  Modeling of nonlinear thermal resistance in FinFETs , 2016 .

[15]  B. Lherron,et al.  A 10nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[16]  B. Parvais,et al.  The device architecture dilemma for CMOS technologies: Opportunities & challenges of finFET over planar MOSFET , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.

[17]  Myounggon Kang,et al.  Analysis on Self-Heating Effect in 7 nm Node Bulk FinFET Device , 2016 .

[18]  D. Varghese,et al.  Device Design and Optimization Considerations for Bulk FinFETs , 2008, IEEE Transactions on Electron Devices.

[19]  Tsunaki Takahashi,et al.  Thermal-aware CMOS: Challenges for future technology and design evolutions , 2016, 2016 46th European Solid-State Device Research Conference (ESSDERC).

[20]  T. Liu,et al.  FinFET Evolution Toward Stacked-Nanowire FET for CMOS Technology Scaling , 2015, IEEE Transactions on Electron Devices.

[21]  O. Faynot,et al.  Extraction of Isothermal Condition and Thermal Network in UTBB SOI MOSFETs , 2012, IEEE Electron Device Letters.

[22]  S. Narasimha,et al.  Experimental analysis and modeling of self heating effect in dielectric isolated planar and fin devices , 2013, 2013 Symposium on VLSI Technology.

[23]  Kenneth E. Goodson,et al.  Measurement and modeling of self-heating in SOI nMOSFET's , 1994 .

[24]  T. Numata,et al.  Systematic understanding of self-heating effects in tri-gate nanowire MOSFETs considering device geometry and carrier transport , 2011, 2011 International Electron Devices Meeting.

[25]  Chenming Hu,et al.  An AC conductance technique for measuring self-heating in SOI MOSFET's , 1995, IEEE Electron Device Letters.

[26]  V. Rao,et al.  A Thermal-Aware Device Design Considerations for Nanoscale SOI and Bulk FinFETs , 2016, IEEE Transactions on Electron Devices.

[27]  N. Xu,et al.  Investigation of Self-Heating Effect on Hot Carrier Degradation in Multiple-Fin SOI FinFETs , 2015, IEEE Electron Device Letters.

[28]  S. Makovejev,et al.  RF Extraction of Self-Heating Effects in FinFETs , 2011, IEEE Transactions on Electron Devices.

[29]  G. Northrop,et al.  High performance 14nm SOI FinFET CMOS technology with 0.0174µm2 embedded DRAM and 15 levels of Cu metallization , 2014, 2014 IEEE International Electron Devices Meeting.

[30]  A. Mercha,et al.  Self-heating on bulk FinFET from 14nm down to 7nm node , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[31]  S. E. Liu,et al.  Thermal behavior of self-heating effect in FinFET devices acting on back-end interconnects , 2015, 2015 IEEE International Reliability Physics Symposium.

[32]  Jun Xu,et al.  A new framework of physics-based compact model predicts reliability of self-heated modern ICs: FinFET, NWFET, NSHFET comparison , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[33]  Keith A. Jenkins,et al.  Characteristics of SOI FET's under pulsed conditions , 1997 .

[34]  S. Natarajan,et al.  Self-heat reliability considerations on Intel's 22nm Tri-Gate technology , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).