Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs
暂无分享,去创建一个
Paolo Magnone | Felice Crupi | Gino Giusi | Calogero Pace | Nadine Collaert | V. Ramgopal Rao | S. Chabukswar | Debabrata Maji | C. R. Manoj | Kottantharayil Anil
[1] J. Kavalieros,et al. High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.
[2] S. Decoutere,et al. Gate voltage and geometry dependence of the series resistance and of the carrier mobility in FinFET devices , 2008 .
[3] E.. Baravelli,et al. Impact of Line-Edge Roughness on FinFET Matching Performance , 2007, IEEE Transactions on Electron Devices.
[4] T. Hiramoto,et al. Design Guideline of Multi-Gate MOSFETs With Substrate-Bias Control , 2006, IEEE Transactions on Electron Devices.
[5] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[6] V. Rao,et al. Impact of High-$k$ Gate Dielectrics on the Device and Circuit Performance of Nanoscale FinFETs , 2007, IEEE Electron Device Letters.
[7] B. Parvais,et al. Stochastic Matching Properties of FinFETs , 2006, IEEE Electron Device Letters.
[8] Willy Sansen,et al. Impact of fin width on digital and analog performances of n-FinFETs , 2007 .
[9] N. Collaert,et al. Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.
[10] C. Hu,et al. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .
[11] J. Bokor,et al. Sensitivity of double-gate and FinFETDevices to process variations , 2003 .
[12] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.