MEMORY ARCHITECTURE TEMPLATE FOR FAST BLOCK MATCHING ALGORITHMS ON FIELD PROGRAMMABLE GATE ARRAYS

Memory Architecture Template for Fast Block Matching Algorithms on Field Programmable Gate Arrays

[1]  Iain E.G,et al.  H.264 and MPEG 4 video , 2009 .

[2]  Aleksandar Beric,et al.  Memory-centric video processing , 2008, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Timo Hämäläinen,et al.  A Parallel Memory System for Variable Block-Size Motion Estimation Algorithms , 2008, IEEE Transactions on Circuits and Systems for Video Technology.

[4]  Christophe De Vleeschouwer,et al.  Algorithmic and architectural co-design of a motion-estimation engine for low-power video devices , 2002, IEEE Trans. Circuits Syst. Video Technol..

[5]  Santanu Dutta,et al.  A flexible parallel architecture adapted to block-matching motion-estimation algorithms , 1996, IEEE Trans. Circuits Syst. Video Technol..

[6]  Andrew Wolfe,et al.  A methodology to evaluate memory architecture design tradeoffs for video signal processors , 1998, IEEE Trans. Circuits Syst. Video Technol..

[7]  Liang-Gee Chen,et al.  An efficient and simple VLSI tree architecture for motion estimation algorithms , 1993, IEEE Trans. Signal Process..

[8]  Gerard de Haan,et al.  Streaming scratchpad memory organization for video applications , 2004, Circuits, Signals, and Systems.

[9]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[10]  Xiaolang Yan,et al.  A parallel memory architecture for video coding , 2008 .

[11]  Stamatis Vassiliadis,et al.  Multimedia rectangularly addressable memory , 2006, IEEE Transactions on Multimedia.

[12]  Yu Zhang,et al.  Mixed diamond, hexagon, and cross search fast motion estimation algorithm for H.264 , 2008, 2008 IEEE International Conference on Multimedia and Expo.