Dynamic NBTI of PMOS transistors and its impact on device lifetime

We report a new NBTI phenomenon for p-MOSFETs with ultra thin gate oxides. We demonstrate that in a CMOS inverter circuit, the interface traps generated under NBTI stressing in a p-MOSFET (corresponding to the "high" output state of the inverter) are subsequently passivated when the gate to drain voltage switches to positive (corresponding to the "low" output state of the inverter). As a result, it was found that this "Dynamic" NBTI (DNBTI) operating in a CMOS inverter circuit prolongs significantly the device lifetime while the conventional "static" NBTI (SNBTI) underestimates the device lifetime. Furthermore, the DNBTI effect is dependent on temperature and gate oxide thickness, but independent of operation frequency. A physical model is proposed for DNBTI that involves the interaction between hydrogen and silicon dangling bonds. This finding has significant impact on the determination of maximum operation voltage as well as lifetime projection for future scaling of CMOS devices.

[1]  J. Sun,et al.  Study of the atomic models of three donor‐like traps on oxidized silicon with aluminum gate from their processing dependences , 1983 .

[2]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[3]  N. C. Das,et al.  Hot carrier induced interface trap annealing in silicon field effect transistors , 1993 .

[4]  E. Poindexter,et al.  Chemical reactions of hydrogenous species in the SiSiO2 system , 1995 .

[5]  J. Kavalieros,et al.  Direct-current measurements of oxide and interface traps on oxidized silicon , 1995 .

[6]  Shigeo Ogawa,et al.  Interface‐trap generation at ultrathin SiO2 (4–6 nm)‐Si interfaces during negative‐bias temperature aging , 1995 .

[7]  Ogawa,et al.  Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. , 1995, Physical review. B, Condensed matter.

[8]  Energy and momentum conservation during energetic-carrier generation and recombination in silicon. , 1995, Physical review. B, Condensed matter.

[9]  T. Ma,et al.  Polarity dependent gate tunneling currents in dual-gate CMOSFETs , 1998 .

[10]  Chih-Tang Sah,et al.  Reduction of interface traps in p-channel MOS transistors during channel-hot-hole stress , 1998 .

[11]  J.R. Hauser,et al.  Estimating oxide thickness of tunnel oxides down to 1.4 nm using conventional capacitance-voltage measurements on MOS capacitors , 1999, IEEE Electron Device Letters.

[12]  K. Yamaguchi,et al.  The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[13]  T. Mogami,et al.  Bias temperature instability in scaled p/sup +/ polysilicon gate p-MOSFET's , 1999 .

[14]  Ralf Brederlow,et al.  MOS transistor reliability under analog operation , 2000 .

[15]  Enrico Sangiorgi,et al.  Tunneling into interface states as reliability monitor for ultrathin oxides , 2000 .

[16]  Valence-band tunneling enhanced hot carrier degradation in ultrathin oxide nMOSFETs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[17]  M. Khare,et al.  Mechanism and process dependence of negative bias temperature instability (NBTI) for pMOSFETs with ultrathin gate dielectrics , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[18]  Chih-Tang Sah.  DCIV diagnosis for submicron MOS transistor design, process, reliability and manufacturing , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[19]  Interface traps at high doping drain extension region in sub-0.25-/spl mu/m MOSTs , 2001, IEEE Electron Device Letters.

[20]  Ying Jin,et al.  Electric passivation of interface traps at drain junction space charge region in p-MOS transistors , 2001, Microelectron. Reliab..

[21]  Ming-Fu Li,et al.  Investigation of interface traps located at different regions in p-MOS transistors using DCIV technique , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[22]  Y. Hou,et al.  Direct tunneling hole currents through ultrathin gate oxides in metal-oxide-semiconductor devices , 2002 .

[23]  M.F. Li,et al.  Quantum tunneling and scalability of HfO2 and HfAlO gate stacks , 2002, Digest. International Electron Devices Meeting,.