Noise Tolerant Techniques in Super and Sub-threshold Regions of TSPC logic

In this paper a technique is presented which improves the noise immunity of TSPC circuit. This technique is compared with other existing techniques. Analysis is carried out both for super and sub-threshold regions of operation. Investigations consider different performance criteria viz. n ooise immunity curve, power consumption, delay, average noise threshold energy (ANTE), PANTE and DANTE. The new technique gives better results in the form of improved noise immunity of the TSPC logic. It is found that power dissipation is decreased by over three orders in sub-threshold regime. Scaled technology offers better noise immunity in sub-threshold regime. Simulation results are presented for 180nm technology node.

[1]  F. Mendoza-Hernandez,et al.  A Comparison Between Noise-Immunity Design Techniques for Dynamic Logic Gates , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[2]  Manisha Pattanaik,et al.  Noise tolerance enhancement in low voltage dynamic circuits , 2009, 2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems.

[3]  Naresh R. Shanbhag,et al.  The twin-transistor noise-tolerant dynamic circuit technique , 2001, IEEE J. Solid State Circuits.

[4]  Alejandro Díaz-Sánchez,et al.  A new technique for noise-tolerant pipelined dynamic digital circuits , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Christer Svensson,et al.  A true single-phase-clock dynamic CMOS circuit technique , 1987 .

[6]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[7]  Naresh R. Shanbhag,et al.  An energy-efficient noise-tolerant dynamic circuit technique , 2000 .

[8]  Lei Wang,et al.  An energy-efficient leakage-tolerant dynamic circuit technique , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[9]  Kaushik Roy,et al.  Ultra-low-power DLMS adaptive filter for hearing aid applications , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Pinaki Mazumder,et al.  On circuit techniques to improve noise immunity of CMOS dynamic logic , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Ibrahim N. Hajj,et al.  Design of dynamic circuits with enhanced noise tolerance , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[12]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .