A Generic Infrastructure for System-level MP-SoC Design Space Exploration

[1]  Viktor K. Prasanna,et al.  Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation , 2002, LCTES/SCOPES '02.

[2]  Cayetano Guerra,et al.  Design Space Exploration and Performance Analysis for the Modular Design of CVS in a Heterogeneous MPSoC , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[3]  Andy D. Pimentel,et al.  Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design , 2006, IEEE Transactions on Evolutionary Computation.

[4]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Pedro P. Carballo,et al.  CASSE: a system-level modeling and design-space exploration tool for multiprocessor systems-on-chip , 2004 .

[6]  Ed F. Deprettere,et al.  An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures , 1997, ASAP.

[7]  Matthias Gries,et al.  Methods for evaluating and covering the design space during early design development , 2004, Integr..

[8]  Soonhoi Ha,et al.  A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification , 2010, J. Signal Process. Syst..

[9]  Lothar Thiele,et al.  Mapping Applications to Tiled Multiprocessor Embedded Systems , 2007, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007).

[10]  Tomás Bautista,et al.  Real-time application to multiprocessor-system-on-chip mapping strategy for system-level design tool , 2009 .