论文信息 - Performance Implications of Tolerating Cache Faults

Performance Implications of Tolerating Cache Faults

The authors investigate how much cache miss ratios increase when blocks are disabled. It is shown how the mean miss ratio increase can be characterized as a function of the miss ratios of related caches, an efficient approach is developed for calculating the exact distribution of miss ratio increases from all fault patterns, and this approach is applied to the ATUM traces (see A. Agarwal et al., 1986). Results reveal that the mean relative miss ratio increase from a few faults decreases with increasing cache size and is negligible ( >

Mark D. Hill | Andreas Farid Pour

[1] David A. Patterson,et al. Architecture of a VLSI instruction cache for a RISC , 1983, ISCA '83.

[2] R. L. Sites,et al. ATUM: a new technique for capturing address traces using microcode , 1986, ISCA '86.

[3] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[4] Tadashi Okamoto,et al. A 32-bit CMOS microprocessor with on-chip cache and TLB , 1987 .

[5] Alan Jay Smith,et al. Evaluating Associativity in CPU Caches , 1989, IEEE Trans. Computers.

[6] Miron Livny,et al. Condor-a hunter of idle workstations , 1988, [1988] Proceedings. The 8th International Conference on Distributed.

[7] Anant Agarwal,et al. MIPS-X: a 20-MIPS peak, 32-bit microprocessor with on-chip cache , 1987 .

[8] Gurindar S. Sohi. Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors , 1989, IEEE Trans. Computers.

[9] R. D. Freeman,et al. CRISP: a pipelined 32-bit microprocessor with 13-kbit of cache memory , 1987 .

[10] David Phillips. The Z80000 Microprocessor , 1985, IEEE Micro.

[11] Mark Horowitz,et al. An analytical cache model , 1989, TOCS.

[12] Irving L. Traiger,et al. Evaluation Techniques for Storage Hierarchies , 1970, IBM Syst. J..