Nonvolatile Memory with Multi-Stack Nanocrystals as Floating Gates
暂无分享,去创建一个
[1] J.D. Meindl,et al. Sea of polymer pillars: compliant wafer-level electrical-optical chip I/O interconnections , 2003, IEEE Photonics Technology Letters.
[2] Edwin C. Kan,et al. Programable molecular orbital states of C60 from integrated circuits , 2006 .
[3] J. Miao,et al. Aspect-Ratio-Dependent Copper Electrodeposition Technique for Very High Aspect-Ratio Through-Hole Plating , 2006 .
[4] Paul A. Kohl,et al. Low-Temperature Bonding of Copper Pillars for All-Copper Chip-to-Substrate Interconnections , 2006 .
[5] J. Miao,et al. Mechanical and microstructural characterization of high aspect ratio through-wafer electroplated copper interconnects , 2007 .
[6] Jianmin Miao,et al. Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking , 2006 .
[7] Sandip Tiwari,et al. Fast and long retention-time nano-crystal memory , 1996 .