Highly integrated direct conversion receiver for GSM/GPRS/EDGE with on-chip 84-dB dynamic range continuous-time /spl Sigma//spl Delta/ ADC

This paper describes a highly digitized direct conversion receiver of a single-chip quadruple-band RF transceiver that meets GSM/GPRS and EDGE requirements. The chip uses an advanced 0.25-/spl mu/m BiCMOS technology. The I and Q on-chip fifth-order single-bit continuous-time sigma-delta (/spl Sigma//spl Delta/) ADC has 84-dB dynamic range over a total bandwidth of /spl plusmn/135 kHz for an active area of 0.4 mm/sup 2/. Hence, most of the channel filtering is realized in a CMOS IC where digital processing is achieved at a lower cost. The systematic analysis of dc offset at each stage of the design enables to perform the dc offset cancellation loop in the digital domain as well. The receiver operates at 2.7 V with a current consumption of 75 mA. A first-order substrate coupling analysis enables to optimize the floor plan strategy. As a result, the receiver has an area of 1.8 mm/sup 2/.

[1]  Behzad Razavi,et al.  Design considerations for direct-conversion receivers , 1997 .

[2]  E.J. van der Zwan,et al.  A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  R.H.M. van Veldhoven.  A triple-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003 .

[4]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[5]  K. Philips,et al.  A 4.4mW 76dB complex /spl Sigma//spl Delta/ ADC for Bluetooth receivers , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  E.J. van der Zwan,et al.  A 10.7-MHz IF-to-baseband /spl Sigma//spl Delta/ A/D conversion system for AM/FM radio receivers , 2000, IEEE Journal of Solid-State Circuits.

[7]  E. J. V. D. Zwan,et al.  A 10.7 MHz IF-to-baseband ΣΔ A/D conversion system for AM/FM radio receivers , 2000 .

[8]  Van Der Zwan.  A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .

[9]  Ralf Brederlow,et al.  Low-frequency noise of integrated polysilicon resistors , 2001 .

[10]  O. Oliaei,et al.  A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE , 2002 .

[11]  C. Saint,et al.  A direct-conversion W-CDMA front-end SiGe receiver chip , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[12]  R. Brock,et al.  QUBiC4: a silicon RF-BiCMOS technology for wireless communication ICs , 2001, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212).

[13]  K.J.P. Philips,et al.  A 4.4mW, 76dB Complex Sigma Delta ADC for a Low-Cost Bluetooth Receivers , 2003 .

[14]  Li Lin,et al.  A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[15]  A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[16]  F. Ali,et al.  Direct conversion radio for digital mobile phones-design issues, status, and trends , 2002 .

[17]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[18]  H. Baudrand,et al.  Full wave analysis of isolated pockets to improve isolation performances in silicon based technology , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[19]  P. Descamps,et al.  Biasing technique for high dynamic range, low oversampling , 2003 .

[20]  Robert W. Adams,et al.  Design and Implementation of an Audio 18-Bit Analog-to-Digital Converter Using Oversampling Techniques , 1986 .

[21]  F. Svelto,et al.  A fully integrated 0.18-/spl mu/m CMOS direct conversion receiver front-end with on-chip LO for UMTS , 2004, IEEE Journal of Solid-State Circuits.

[22]  A. Molnar,et al.  A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  A. A. Abidi,et al.  General relations between IP2, IP3, and offsets in differential circuits and the effects of feedback , 2003 .

[24]  Babak Bastani,et al.  A quadrature down converter for direct conversion receivers with high 2nd and 3rd order intercept points , 2000, Proceedings of the 2000 Third IEEE International Caracas Conference on Devices, Circuits and Systems (Cat. No.00TH8474).

[25]  Danilo Manstretta,et al.  Second-order intermodulation mechanisms in CMOS downconverters , 2003, IEEE J. Solid State Circuits.

[26]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.