Testing methods for a write-assist disturbance-free dual-port SRAM

The recent research works of dual-port SRAM have focused on developing new write-assist techniques to suppress the potential inter-port write disturbance under low operating voltage and high process variation. However, the testing related issues induced by those newly proposed write-assist techniques have not been discussed yet in the previous literatures. In this paper, we first implemented a new write-assist dual-port SRAM proposed in [10] by using a 28nm LP process and then discussed the faulty behavior of injecting different resistive-open defects into both the SRAM cell and write-assist circuit. Next, we developed new test methods to detect the hard-to-detect resistive-open defects and proposed a corresponding March-like algorithm that covers a widely used March C- as well as the proposed test methods. Last, the required DfT for the proposed test methods was also discussed.

[1]  K. Nii,et al.  A 28-nm dual-port SRAM macro with active bitline equalizing circuitry against write disturb issue , 2010, 2010 Symposium on VLSI Circuits.

[2]  Cheng-Wen Wu,et al.  Test and diagnosis of word-oriented multiport memories , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[3]  Hiroyuki Yamauchi,et al.  A 45nm dual-port SRAM with write and read capability enhancement at low voltage , 2007, 2007 IEEE International SOC Conference.

[4]  Masahiko Yoshimoto,et al.  A sub-mW MPEG-4 motion estimation processor core for mobile video application , 2004 .

[5]  Chih-Wea Wang,et al.  Simulation-based test algorithm generation and port scheduling for multi-port memories , 2001, Proceedings - Design Automation Conference.

[6]  Manoj Sachdev,et al.  Word line pulsing technique for stability fault detection in SRAM cells , 2005, IEEE International Conference on Test, 2005..

[7]  Meng-Fan Chang,et al.  A 45-nm Dual-Port SRAM Utilizing Write-Assist Cells Against Simultaneous Access Disturbances , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Fabrizio Lombardi,et al.  A parallel approach for testing multi-port static random access memories , 2001, Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing.

[9]  Masahiko Yoshimoto,et al.  A sub-mW MPEG-4 motion estimation processor core for mobile video application , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[10]  Hidehiro Fujiwara,et al.  A 28 nm Dual-Port SRAM Macro With Screening Circuitry Against Write-Read Disturb Failure Issues , 2010, IEEE Journal of Solid-State Circuits.

[11]  M. Yabuuchi,et al.  Synchronous Ultra-High-Density 2RW Dual-Port 8T-SRAM With Circumvention of Simultaneous Common-Row-Access , 2009, IEEE Journal of Solid-State Circuits.

[12]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[13]  Said Hamdioui,et al.  Efficient Tests for Realistic Faults in Dual-Port SRAMs , 2002, IEEE Trans. Computers.

[14]  Fabrizio Lombardi,et al.  Detection of inter-port faults in multi-port static RAMs , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[15]  Tian-Sheuan Chang,et al.  An in-place architecture for the deblocking filter in H.264/AVC , 2006, IEEE Trans. Circuits Syst. II Express Briefs.

[16]  Haruo Wakabayashi,et al.  A memory-based architecture for MPEG2 System protocol LSIs , 1996, Proceedings ED&TC European Design and Test Conference.

[17]  S. Hamdioui,et al.  Address decoder faults and their tests for two-port memories , 1998, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. No.98TB100236).

[18]  Wei Hwang,et al.  On-demand memory sub-system for multi-core SoCs , 2011, 2011 IEEE International SOC Conference.

[19]  Rei-Fu Huang,et al.  Fault models and test methods for subthreshold SRAMs , 2010, 2010 IEEE International Test Conference.

[20]  Wen Gao,et al.  Efficient macroblock pipeline structure in high definition AVS video encoder VLSI architecture , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[21]  Arnaud Virazel,et al.  Data retention fault in SRAM memories: analysis and detection procedures , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).