A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications

The paper presents the design of a 2.488 - 11.2 Gbps SerDes transceiver in a 40nm low-leakage CMOS process. The paper explores the architectural and circuit techniques used to meet the stringent requirements of the high-speed SerDes and to mitigate the performance impact of the low-leakage process. The transceiver makes use of a low-jitter LC PLL to enable high-reliability system design. A system modeling approach is also described, which is used for optimizing the architectural trade-offs. The design has 520fs RJrms and consumes 30.1 mW/Gbps at 11.2 Gbps.

[1]  E. M. Cherry,et al.  The Design of Wide-Band Transistor Feedback Amplifiers , 1963 .

[2]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[3]  Eric Naviasky,et al.  A 62.5 Gb/s multi-standard SerDes IC , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[4]  W. Walker,et al.  A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[5]  Charles Sodini,et al.  The impact of device type and sizing on phase noise mechanisms , 2003, IEEE Journal of Solid-State Circuits.

[6]  C. Zimmermann,et al.  A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2005, IEEE Journal of Solid-State Circuits.

[7]  A.L.S. Loke,et al.  A Versatile 90-nm CMOS Charge-Pump PLL for SerDes Transmitter Clocking , 2006, IEEE Journal of Solid-State Circuits.

[8]  Jan Craninckx,et al.  Wideband VCO with Simultaneous Switching of Frequency Band, Active Core and Varactor Size , 2006 .

[9]  K. Abe,et al.  An ASIC-Ready 1.25–6.25Gb/s SerDes in 90nm CMOS with multi-standard compatibility , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[10]  Yoichi Koyanagi,et al.  A 4-channel 10.3Gb/s backplane transceiver macro with 35dB equalizer and sign-based zero-forcing adaptive control , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  Chethan Rao,et al.  A 0.46ps RJrms 5GHz wideband LC PLL for multi-protocol 10Gb/s SerDes , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[12]  Lei Luo,et al.  A 32mW 7.4Gb/s protocol-agile source-series-terminated transmitter in 45nm CMOS SOI , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  Pervez M. Aziz,et al.  A 1.0625 $\sim$ 14.025 Gb/s Multi-Media Transceiver With Full-Rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[14]  Pervez M. Aziz,et al.  A 1.0625-to-14.025Gb/s multimedia transceiver with full-rate source-series-terminated transmit driver and floating-tap decision-feedback equalizer in 40nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  Ayal Shoval,et al.  An 8.4mW/Gb/s 4-lane 48Gb/s multi-standard-compliant transceiver in 40nm digital CMOS technology , 2011, 2011 IEEE International Solid-State Circuits Conference.