Adjustable Fractional-Delay FIR Filters Using the Farrow Structure and Multirate Techniques

The Farrow structure can be used for efficient realization of adjustable fractional-delay finite-length impulse response (FIR) filters, but, nevertheless, its implementation complexity grows rapidly as the bandwidth approaches the full bandwidth. To reduce the complexity, a multirate approach can be used. In this approach, the input signal is first interpolated by a factor of two via the use of a fixed half-band linear-phase FIR filter. Then, the actual fractional-delay filtering takes place. Finally, the so generated signal is downsampled to retain the original input/output sampling rate. In this way, the bandwidth of the fractional-delay filter used is halved compared to the overall bandwidth. Because the complexity of half-band linear-phase FIR filter interpolators is low, the overall complexity can be reduced. In this paper, we present more implementation details, design trade-offs, and comparisons when the filters are implemented using multiple constant multiplication techniques, which realize a number of constant multiplications with a minimum number of adders and subtracters

[1]  T. Saramaki,et al.  Recursive Nth-band digital filters- Part I: Design and properties , 1987 .

[2]  T. Saramaki,et al.  Multiplication-Free Polynomial-Based FIR Filters with an Adjustable Fractional Delay , 2006 .

[3]  Håkan Johansson,et al.  Adjustable Fractional-Delay Filters Utilizing the Farrow Structure and Multirate Techniques , 2006 .

[4]  Nicolas Boullis,et al.  Some optimizations of hardware multiplication by constant matrices , 2005, IEEE Transactions on Computers.

[5]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[6]  Andrew G. Dempster,et al.  Efficient interpolators and filter banks using multiplier blocks , 2000, IEEE Trans. Signal Process..

[7]  Erup.  Interpolation in Digital Modems-Part 11 : Implementation and Performance , 2000 .

[8]  T. Saramaki,et al.  Optimization and efficient implementation of FIR filters with adjustable fractional delay , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[9]  Andrew G. Dempster,et al.  Power consumption behaviour of multiplier block algorithms , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[10]  Patrick Schaumont,et al.  A new algorithm for elimination of common subexpressions , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Izzet Kale,et al.  Implementation of wideband integer and fractional delay element , 1994 .

[12]  L. Rabiner,et al.  A computer program for designing optimum FIR linear phase digital filters , 1973 .

[13]  O. Gustafsson,et al.  A detailed complexity model for multiple constant multiplication and an algorithm to minimize the complexity , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[14]  Ewa Hermanowicz,et al.  On designing a wideband fractional delay filter using the farrow approach , 2004, 2004 12th European Signal Processing Conference.

[15]  A. Dempster,et al.  Common subexpression elimination algorithm for low-cost multiplierless implementation of matrix multipliers , 2004 .

[16]  Lars Erup,et al.  Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..

[17]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[18]  O. Gustafsson,et al.  Improved multiple constant multiplication using a minimum spanning tree , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[19]  E. Hermanowicz,et al.  On designing minimax adjustable wideband fractional delay FIR filters using two-rate approach , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[20]  Markus Püschel,et al.  Multiplierless multiple constant multiplication , 2007, TALG.

[21]  Masayuki Kawamata,et al.  Variable Digital Filters , 1997 .

[22]  Robert Bregovic,et al.  Multirate Systems and Filter Banks , 2002 .

[23]  Håkan Johansson,et al.  Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters , 2002, IEEE Trans. Signal Process..

[24]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[25]  Andrew G. Dempster,et al.  Towards an Algorithm for Matrix Multiplier Blocks , 2003 .

[26]  O. Gustafsson,et al.  On the use of multiple constant multiplication in polyphase FIR filters and filter banks , 2004, Proceedings of the 6th Nordic Signal Processing Symposium, 2004. NORSIG 2004..