AIDA: Robust layout-aware synthesis of analog ICs including sizing and layout generation
暂无分享,去创建一个
[1] Nuno Horta,et al. LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Nuno Horta,et al. Electromigration-aware analog Router with multilayer multiport terminal structures , 2014, Integr..
[3] Nuno Horta,et al. Layout-aware sizing of analog ICs using floorplan & routing estimates for parasitic extraction , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[4] Uta Boehm. Analog Layout Synthesis: A Survey of Topological Approaches , 2010 .
[5] Georges Gielen,et al. CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip , 2005 .
[6] Francisco V. Fernández,et al. Template coding with LDS and applications of LDS in EDA , 2014 .
[7] Francisco V. Fernández,et al. An Integrated Layout-Synthesis Approach for Analog ICs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Ricardo Povoa,et al. Floorplan-aware analog IC sizing and optimization based on topological constraints , 2015, Integr..