A Time-Interleaved Multimode $\Delta\Sigma$ RF-DAC for Direct Digital-to-RF Synthesis

A multimode delta-sigma (ΔΣ) RF digital-to-analog converter (RF-DAC) is proposed for direct digital-to-RF synthesis. The proposed circuit uses a single clock frequency (f8) and provides a ΔΣ modulator (DSM) that operates in bandpass (BP) and highpass (HP) modes to synthesize signals around f8/4, f8/2, or 3f8/4. The on-chip 14 bit second-order DSM implements an array of 1 bit pipelined subtract functions to generate 3 bit f8 rate RF-DAC input data. Analog interleaving via a second 3 bit DAC is used to reject the first DAC image, simultaneously doubling the usable bandwidth of the HP DSM and increasing the SNR. Calibration circuits are added to the DAC to compensate for amplitude and timing variations. The proposed RF-DAC is implemented in 130 nm SiGe BiCMOS with an area of 0.563 mm2. Measurements at f8 = 2 GHz yield an output power of -0.6 dBm with 76.2 dB signal-to-image-rejection ratio (SIRR), 76.2 dB SFDR over a 100 MHz bandwidth, -80 dBc IM3, -67.2 dB WCDMA ACLR, and -66.4 dBc LTE ACLR. Changing f8 to 3 GHz allows frequencies of 2.25 GHz to be generated with output power of -16.6 dBm, 65.2 dB SFDR, -62 dBc IM3, -59.3 dB WCDMA ACLR, and -59.2 dBc LTE ACLR.

[1]  Yorgos Palaskas,et al.  A 2.5-GHz, 6.9-mW, 45-nm-LP CMOS, ΔΣ Modulator Based on Standard Cell Design With Time-Interleaving , 2010, IEEE Journal of Solid-State Circuits.

[2]  J.W. Archer,et al.  A broad-band VHF mixer exhibiting high image rejection over a multidecade baseband frequency range , 1981, IEEE Journal of Solid-State Circuits.

[3]  An 11 GS/s 1.1 GHz Bandwidth Interleaved ΔΣ DAC for 60 GHz Radio in 65 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[4]  R. Ho,et al.  Proximity communication , 2004, IEEE Journal of Solid-State Circuits.

[5]  Razak Hossain,et al.  A Fully Digital 65nm CMOS Transmitter for the 2.4-to-2.7GHz WiFi/WiMAX Bands using 5.4GHz ΔΣ RF DACs , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.

[7]  A. Jerng,et al.  A Wideband ΔΣ Digital-RF Modulator for High Data Rate Transmitters , 2007, IEEE Journal of Solid-State Circuits.

[8]  Vipul J. Patel,et al.  InP HBT/Si CMOS-Based 13-Bit 1.33Gsps Digital-to-Analog Converter with >70 dB SFDR , 2012, 2012 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[9]  Aarno Pärssinen,et al.  A WCDMA Transmitter in 0.13μm CMOS Using Direct-Digital RF Modulator , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Bruce A. Wooley,et al.  A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz , 1997 .

[11]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[12]  Marian Verhelst,et al.  Systematic Analysis of Interleaved Digital-to-Analog Converters , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  K. Soumyanath,et al.  A 3.6GHz, 16mW ΣΔ DAC for a 802.11n / 802.16e transmitter with 30dB digital power control in 90nm CMOS , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[14]  S. M. Alavi,et al.  All-Digital I/Q RF-DAC , 2014 .

[15]  Kari Halonen,et al.  A digital quadrature modulator with on-chip D/A converter , 2003 .

[16]  Jan Craninckx,et al.  9.3 A transmitter with 10b 128MS/S incremental-charge-based DAC achieving −155dBc/Hz out-of-band noise , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[17]  D.A. Mercer,et al.  Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18-$\mu$m CMOS , 2007, IEEE Journal of Solid-State Circuits.

[18]  A. Flament,et al.  An All-Digital RF Signal Generator Using High-Speed $\Delta\Sigma$ Modulators , 2009, IEEE Journal of Solid-State Circuits.

[19]  R. Farrell,et al.  Using high pass sigma-delta modulation for Class-S power amplifiers , 2007, 2007 18th European Conference on Circuit Theory and Design.

[20]  Jose Moreira,et al.  A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode , 2011, 2011 IEEE International Solid-State Circuits Conference.

[21]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[22]  Ameya Bhide,et al.  Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $\Delta\Sigma$ DACs , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Arthur van Roermund,et al.  A 5 . 3 GHz 16 b 1 . 75 GS / S wideband RF mixing-DAC achieving , 2015 .

[24]  B. Bakkaloglu,et al.  A Linear $\Sigma$–$\Delta$ Digital IF to RF DAC Transmitter With Embedded Mixer , 2008, IEEE Transactions on Microwave Theory and Techniques.

[25]  Lucas Duncan,et al.  A time-interleaved multi-mode ΔΣ RF-DAC for direct digital-to-RF synthesis , 2015, RFIC 2015.

[26]  Hae-Seung Lee,et al.  Output impedance requirements for DACs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[27]  Praveen Kumar Sharma,et al.  A 12 bit 1 GS/s Dual-Rate Hybrid DAC With an 8 GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving > 75 dB SFDR Over the Nyquist Band , 2015, IEEE Journal of Solid-State Circuits.

[28]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[29]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[30]  Aarno Pärssinen,et al.  A Multimode Transmitter in 0.13 $\mu\hbox{m}$ CMOS Using Direct-Digital RF Modulator , 2007, IEEE Journal of Solid-State Circuits.

[31]  P. Eloranta,et al.  Direct-digital RF modulator IC in 0.13 /spl mu/m CMOS for wide-band multi-radio applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[32]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[33]  S. Boumaiza,et al.  Ultimate Transmission , 2012, IEEE Microwave Magazine.

[34]  M.S.J. Steyaert,et al.  Parallel-path digital-to-analog converters for Nyquist signal generation , 2004, IEEE Journal of Solid-State Circuits.

[35]  Chi-Hung Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[36]  Ameya Bhide,et al.  An 8-GS/s 200-MHz Bandwidth 68-mW $\Delta\Sigma$ DAC in 65-nm CMOS , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[37]  Tai-Haur Kuo,et al.  A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD < –61dB at 2.8 GS/s With DEMDRZ Technique , 2014, IEEE Journal of Solid-State Circuits.

[38]  Arthur H. M. van Roermund,et al.  A general analysis on the timing jitter in D/A converters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[39]  Susan Luschas,et al.  Radio frequency digital-to-analog converter , 2004, IEEE Journal of Solid-State Circuits.

[40]  W. Sansen,et al.  SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).