High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection

Electrostatic-discharge robustness of n-channel lateral DMOS (nLDMOS) has been significantly increased in this letter through the waffle-layout style with body-current injection. This body-injected technique on high-voltage nLDMOS has been successfully verified in a 0.5-mum 16-V bipolar CMOS DMOS process without additional process or mask modification. The TLP-measured results confirmed that the secondary breakdown current (It2) of nLDMOS has a more than 2x increase by the body-current injection.

[1]  Benjamin Van Camp,et al.  ESD protection solutions for high voltage technologies , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Benno Krabbenborg,et al.  Advanced BCD technology for automotive, audio and power applications , 2007 .

[3]  Tung-Yang Chen,et al.  Substrate-triggered ESD clamp devices for use in power-rail ESD clamp circuits , 2002 .

[4]  Ming-Dou Ker,et al.  Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices , 2006, IEEE VLSI-TSA International Symposium on VLSI Technology, 2005. (VLSI-TSA-Tech)..

[5]  Jian-Hsing Lee,et al.  The Influence of NBL Layout and LOCOS Space on Component ESD and System Level ESD for HV-LDMOS , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[6]  Tung-Yang Chen,et al.  Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices , 2001 .

[7]  Adrianus Willem Ludikhuize,et al.  A review of RESURF technology , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).