On selecting flip-flops for partial reset
暂无分享,去创建一个
[1] K. S. Kim,et al. Partial scan by use of empirical testability , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Wu-Tung Cheng,et al. Gentest: an automatic test-generation system for sequential circuits , 1989, Computer.
[3] Miron Abramovici,et al. A Cost-Based Approach to Partial Scan , 1993, 30th ACM/IEEE Design Automation Conference.
[4] D. G. Saab,et al. Partial reset: An inexpensive design for testability approach , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[5] S.M. Reddy,et al. On determining scan flip-flops in partial-scan designs , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[6] Parker,et al. Design for Testability—A Survey , 1982, IEEE Transactions on Computers.
[7] Irith Pomeranz,et al. On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation , 1994, IEEE Trans. Computers.
[8] Thomas W. Williams,et al. Design for Testability - A Survey , 1982, IEEE Trans. Computers.
[9] Vishwani D. Agrawal,et al. Initializability Consideration in Sequential Machine Synthesis , 1992, IEEE Trans. Computers.
[10] Melvin A. Breuer,et al. Automatic Design for Testability Via Testability Measures , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Yashwant K. Malaiya,et al. Modeling and Testing for Timing Faults in Synchronous Sequential Circuits , 1984, IEEE Design & Test of Computers.
[12] Irith Pomeranz,et al. Classification of Faults in Synchronous Sequential Circuits , 1993, IEEE Trans. Computers.
[13] Daniel G. Saab,et al. CRIS: A test cultivation program for sequential VLSI circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.