Design and technology interaction beyond 32nm

This paper will discuss the challenges that continued technology scaling present to circuit designers and how the close interaction between the development of technology, design automation (EDA) tools and the circuit designer can overcome these challenges and enable designs that deliver the benefits customers expect from continued technology scaling.

[1]  Peter Ramm,et al.  3D Integration technology: Status and application development , 2010, 2010 Proceedings of ESSCIRC.

[2]  Paresh Limaye,et al.  Design issues and considerations for low-cost 3D TSV IC technology , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  Uming Ko,et al.  A 45nm 3.5G Baseband-and-Multimedia Application Processor using Adaptive Body-Bias and Ultra-Low-Power Techniques , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  William J. Bowhill,et al.  A 32nm 3.1 billion transistor 12-wide-issue Itanium® processor for mission-critical servers , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Tadahiro Kuroda,et al.  3-D System Integration of Processor and Multi-Stacked SRAMs Using Inductive-Coupling Link , 2010, IEEE Journal of Solid-State Circuits.

[6]  Sam Sivakumar,et al.  EUV lithography: Prospects and challenges , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[7]  Chien-Chao Huang,et al.  Outlook for 15nm CMOS research technologies , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[8]  R. Hollingsworth,et al.  A Screening Methodology for VMIN Drift in SRAM Arrays with Application to Sub-65nm Nodes , 2006, 2006 International Electron Devices Meeting.

[9]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[10]  L. Bouetel,et al.  A Leakage Management System Based on Clock Gating Infrastructure for a 65-nm Digital Base-Band Modem Chip , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[11]  Shimazaki Yasuhisa,et al.  3D System Integration of Processor and Multi-Stacked SRAMs Using Inductive-Coupling Link , 2010 .

[12]  Praveen Elakkumanan,et al.  Use of print-simulations in accelerated yield learning for 22nm BEOL technology , 2010, 2010 IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC).

[13]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[14]  Brian Taylor,et al.  Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks , 2007, 2007 44th ACM/IEEE Design Automation Conference.