Optimized design for high-speed parallel BCH encoder

A new design method for parallel BCH encoder is presented, which can eliminate the bottleneck in long BCH encoder. Based on serial LFSR architecture, a recursive formula which can deduce the parallel BCH encoder was first derived. The complexity and the delay of the critical paths of the circuit could be effectively decreased by using a tree-type structure, sharing sub-expression and limiting its maximum number, and balancing load technique. Finally, a parallel BCH (2184, 2040) encoder with 8-bit parallelism is realized in TSMC's 0.18 /spl mu/m CMOS technology for high-speed optical communication that can operate at 400 MHz and process data at the rate of 2.5 Gb/s.

[1]  Massoud Pedram,et al.  A fanout optimization algorithm based on the effort delay model , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Michael Sprachmann.  Automatic generation of parallel CRC circuits , 2001, IEEE Design & Test of Computers.

[3]  Ankur Srivastava,et al.  Timing driven gate duplication: complexity issues and algorithms , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[4]  Giuseppe Patanè,et al.  Parallel CRC Realization , 2003, IEEE Trans. Computers.

[5]  Charles A. Zukowski,et al.  High-speed parallel CRC circuits in VLSI , 1992, IEEE Trans. Commun..

[6]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[7]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Keshab K. Parhi.  Eliminating the fanout bottleneck in parallel long BCH encoders , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.