Machine Organization of the IBM RISC System/6000 Processor
暂无分享,去创建一个
[1] J. E. Thornton. Design of a Computer: The Control Data 6600 , 1970 .
[2] David A. Patterson,et al. Architecture of a VLSI instruction cache for a RISC , 1983, ISCA '83.
[3] Erdem Hokenek,et al. Design of the IBM RISC System/6000 Floating-Point Execution Unit , 1990, IBM J. Res. Dev..
[4] Reinhold Weicker,et al. Dhrystone: a synthetic systems programming benchmark , 1984, CACM.
[5] Alan Jay Smith,et al. Branch Prediction Strategies and Branch Target Buffer Design , 1995, Computer.
[6] R. M. Tomasulo,et al. An efficient algorithm for exploiting multiple arithmetic units , 1995 .
[7] David A. Patterson,et al. The scalable processor architecture (SPARC) , 1988, Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference.
[8] George Radin,et al. The 801 minicomputer , 1982, ASPLOS I.
[9] David W. Anderson,et al. The IBM System/360 model 91: machine philosophy and instruction-handling , 1967 .
[10] Mike Johnson. System Considerations in the Design of the Am29000 , 1987, IEEE Micro.
[11] J. J. Losq. Generalized history table for branch prediction (in pipeline computers) , 1982 .
[12] Richard R. Oehler,et al. IBM RISC System/6000 Processor Architecture , 1990, IBM J. Res. Dev..