Bit-serial architecture for rank order and stack filters

An algorithm for one-dimensional stack filter is presented in this paper, along with its hardware structure. The proposed digital realization is simple and modular. Unlike other hardware realizations which are based on Positive Boolean Function, this new realization is based on a compare and swap circuit. Compared with other reported one-dimensional structures for stack filters, and based on VLSI implementation, the new structure has a better performance in terms of area and time delay. The new one-dimensional structure proposed in this paper has been extended to a separable two-dimensional stack filter.

[1]  Sos S. Agaian,et al.  SBNR processor for stack filters , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.

[2]  Frederick J. Hill,et al.  Digital Systems , 1987 .

[3]  Shing-Tsaan Huang,et al.  A Fully Distributed Termination Detection Scheme , 1988, Inf. Process. Lett..

[4]  Y. Leblebici,et al.  A compact 31-input programmable majority gate based on capacitive threshold logic , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[5]  Edward J. Coyle,et al.  Stack filters , 1986, IEEE Trans. Acoust. Speech Signal Process..

[6]  Kemal Oflazer.  Design and implementation of a single-chip 1-D median filter , 1983 .

[7]  Thomas S. Huang,et al.  A fast two-dimensional median filtering algorithm , 1979 .

[8]  Liang-Gee Chen,et al.  A bit-level pipelined VLSI architecture for the running order algorithm , 1997, IEEE Trans. Signal Process..

[9]  Kon Max Wong,et al.  A fast method for real-time median filtering , 1980 .

[10]  H. Yasuura,et al.  On The Area-Time Optimal Design Of l-selectors , 1985, Nineteeth Asilomar Conference on Circuits, Systems and Computers, 1985..

[11]  Chein-Wei Jen,et al.  Binary partition algorithms and VLSI architectures for median and rank order filtering , 1993, IEEE Trans. Signal Process..

[12]  Martti Juhola,et al.  Comparison of algorithms for standard median filtering , 1991, IEEE Trans. Signal Process..

[13]  Michael J. Flynn,et al.  Introduction to Arithmetic for Digital Systems Designers , 1995 .

[14]  Y. Leblebici,et al.  A modular and scalable architecture for the realization of high-speed programmable rank order filters , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[15]  Dana S. Richards,et al.  VLSI median filters , 1990, IEEE Trans. Acoust. Speech Signal Process..

[16]  Patrenahalli M. Narendra,et al.  A Separable Median Filter for Image Noise Smoothing , 1981, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[17]  G. Wise,et al.  A theoretical analysis of the properties of median filters , 1981 .

[18]  Allan L. Fisher.  Systolic Algorithms for Running Order Statistics in Signal and Image Processing , 1981 .

[19]  Dhiraj K. Pradhan,et al.  A new algorithm for order statistic and sorting , 1993, IEEE Trans. Signal Process..

[20]  K. Chen.  Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions , 1989 .

[21]  L.-W. Chang,et al.  A bit-level systolic array for median filter , 1992, IEEE Trans. Signal Process..

[22]  Thomas S. Huang,et al.  Advances in computer vision and image processing : a research annual , 1984 .