A Comparative Study of AES Encryption Decryption

AES (Advanced Encryption Standard) is an effective encryption algorithm in applications like internet to provide cyber security and also in smart cards. In November 2001, the National Institute of Standard and Technology (NIST) of the United States choose the Rijndael algorithm as the suitable Advanced Encryption Standard (AES) to replace the Data Encryption Standard (DES) algorithm. AES is used in almost all network based applications to ensure security. The core computation of AES, which is performed on data blocks of 128 bits, is iterated for several rounds, depending on the key size. The strength of AES is proportional to the number of rounds applied. The number of rounds is fixed to 10, 12 and 14 for a key size of 128,192 and 256 bits respectively. The AES functional calculations include four transformation stages, which are Sub Bytes, Shift Rows, MixColoumns and AddRoundKey. In this paper, we have critically analyzed various AES techniques and also have covered AES overview such that it’s Structure, Transformation Functions and Key Expansion.

[1]  Xinggang Wang,et al.  Pipelined implementation of AES encryption based on FPGA , 2010, 2010 IEEE International Conference on Information Theory and Information Security.

[2]  Guochu Shou,et al.  High Throughput, Pipelined Implementation of AES on FPGA , 2009, 2009 International Symposium on Information Engineering and Electronic Commerce.

[3]  N. Sedaghati-Mokhtari,et al.  A Self-Testing Fully Pipelined Implementation for the Advanced Encryption Standard , 2005, 2005 International Conference on Microelectronics.

[4]  P.V. Anandmohan,et al.  High Throughput, low cost, Fully Pipelined Architecture for AES Crypto Chip , 2006, 2006 Annual IEEE India Conference.

[5]  Cheng-Wen Wu,et al.  A highly efficient AES cipher chip , 2003, ASP-DAC '03.

[6]  Zine-Eddine Abid,et al.  Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm , 2010, 2010 5th International Design and Test Workshop.

[7]  Nadia Nedjah,et al.  A Versatile Hardware for Advanced Encryption Standard , 2006 .

[8]  Seong-Moo Yoo,et al.  AES crypto chip utilizing high-speed parallel pipelined architecture , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Nagaraj,et al.  An FPGA Based Performance Analysis of Pipelining and Unrolling of AES Algorithm , 2006, 2006 International Conference on Advanced Computing and Communications.

[10]  Chih-Peng Fan,et al.  Implementations of high throughput sequential and fully pipelined AES processors on FPGA , 2007, 2007 International Symposium on Intelligent Signal Processing and Communication Systems.

[11]  Nadia Nedjah,et al.  A Compact Piplined Hardware Implementation of the AES-128 Cipher , 2006, Third International Conference on Information Technology: New Generations (ITNG'06).

[12]  M. Vanitha,et al.  Loop parallelization and pipelining implementation of AES algorithm using OpenMP and FPGA , 2013, 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN).

[13]  K. Stevens,et al.  Single-chip FPGA implementation of a pipelined, memory-based AES Rijndael encryption design , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[14]  Dong Chen,et al.  Efficient architecture and implementations of AES , 2010, 2010 3rd International Conference on Advanced Computer Theory and Engineering(ICACTE).

[15]  Cheng Wang,et al.  Using a pipelined S-box in compact AES hardware implementations , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.