Modeling of power supply induced jitter (PSIJ) transfer function at inverter chains

An analytical model of power supply noise induced jitter (PSIJ) at inverter chains is proposed. Based on the piecewise linear approximated I-V curve model, closed-form equations of PSIJ transfer function at a single inverter are derived. The PSIJ transfer function of an inverter chain output is then obtained by linearly stacking the single inverter-PSIJ transfer functions. Accuracy of the proposed analytical model is successfully validated by SPICE simulations. In addition, characteristics of the PSIJ transfer function at inverter chains are discussed.

[1]  M. Saint-Laurent,et al.  Impact of power-supply noise on timing in high-frequency microprocessors , 2004, IEEE Transactions on Advanced Packaging.

[2]  Dan Oh,et al.  System-level clock jitter modeling for DDR systems , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[3]  Dan Oh,et al.  A jitter equalization technique for minimizing supply noise induced jitter in high speed serial links , 2014, 2014 IEEE International Symposium on Electromagnetic Compatibility (EMC).

[4]  Malgorzata Marek-Sadowska,et al.  Buffer delay change in the presence of power and ground noise , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Joungho Kim,et al.  A fast and accurate statistical eye-diagram estimation method for high-speed channel including non-linear receiver buffer circuit , 2015, 2015 Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC).

[6]  Jie Gu,et al.  Circuit Design and Modeling Techniques for Enhancing the Clock-Data Compensation Effect Under Resonant Supply Noise , 2010, IEEE Journal of Solid-State Circuits.

[7]  M. Swaminathan,et al.  Impact of power-supply noise on timing in high-frequency microprocessors , 2002, Electrical Performance of Electronic Packaging,.

[8]  H. Lan,et al.  DesignCon 2009 Prediction and Measurement of Supply Noise Induced Jitter in High-Speed I / O Interfaces , 2008 .

[9]  T. Rahal-Arabi,et al.  Enhancing microprocessor immunity to power supply noise with clock-data compensation , 2006, IEEE Journal of Solid-State Circuits.

[10]  Jun Fan,et al.  Analytical Transfer Functions Relating Power and Ground Voltage Fluctuations to Jitter at a Single-Ended Full-Swing Buffer , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[11]  D. Oh.  System level jitter characterization of high speed I/O systems , 2012, 2012 IEEE International Symposium on Electromagnetic Compatibility.

[12]  Jun Fan,et al.  Analytical expressions for transfer function of supply voltage fluctuation to jitter at a single-ended buffer , 2011, 2011 IEEE International Symposium on Electromagnetic Compatibility.