A New Methodology of Integrating High Level Synthesis and Floorplan for SoC Design

As silicon CMOS technology is scaled into the nanometer regime, a whole system can be integrated into one chip. At the same time, the computer-aided design technology is challenged by two major features: the ever-increasing design complexity of gigascale integration and complicated physical effects inherent from the nanoscale technology. In this paper, a new methodology of integrating High Level Synthesis and Floorplan together is presented. The whole design flow is divided into two phases: a fast searching space scan procedure and a detailed solution optimize procedure. The searching space of integrating HLS and Floorplan is first “smoothed” by a “Behavior Information based Cluster Algorithm”, and then a fast scan of this smoothed searching space is proceeded. The result of the first phrase will be used as the start point of the detailed optimize procedure. The experimental result show that the methodology is efficient.

[1]  Donald E. Thomas,et al.  Unifying behavioral synthesis and physical design , 2000, Proceedings 37th Design Automation Conference.

[2]  Alice C. Parker,et al.  3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.

[3]  Prithviraj Banerjee,et al.  Simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[4]  Kazutoshi Wakabayashi.  C-based behavioral synthesis and verification analysis on industrial design examples , 2004 .

[5]  Qiang Wu,et al.  A hierarchical CDFG as intermediate representation for hardware/software codesign , 2002, IEEE 2002 International Conference on Communications, Circuits and Systems and West Sino Expositions.

[6]  Jeong-Taek Kong,et al.  CAD for nanometer silicon design challenges and success , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Yici Cai,et al.  Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[8]  Barry M. Pangrle,et al.  A grid-based approach for connectivity binding with geometric costs , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[9]  Kazutoshi Wakabayashi,et al.  C-based SoC design flow and EDA tools: an ASIC and system vendorperspective , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Miriam Leeser,et al.  A data-centric approach to high-level synthesis , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..