FPGA-Based Relaxation D/A Converters With Parasitics-Induced Error Suppression and Digital Self-Calibration

In this paper, the implementation on a Field Programmable Gate Array (FPGA) of Relaxation Digital to Analog Converters (ReDACs), which take advantage of the impulse response of a first-order RC network to generate and combine binary weighted voltages, is addressed. For this purpose, the dominant ReDAC nonlinearity limitation related to the parasitics of the RC network is analyzed and a simple and robust technique for its effective suppression is proposed. Moreover, a ReDAC foreground digital calibration strategy suitable to FPGA implementation is introduced to tune the clock frequency of the converter, as requested for ReDAC operation. The novel error suppression technique and calibration strategy are finally implemented on a 13-bit, 514 S/s prototype (ReDAC1) and on a 11-bit, 10.5 kS/s prototype (ReDAC2), which are experimentally characterized under static and dynamic conditions. Measured results on ReDAC1 (ReDAC2) reveal 1.68 LSB (1.53 LSB) maximum INL, 1.54 LSB (1.0 LSB) maximum DNL, 76.4 dB (67.9 dB) THD, 79.7 dB (71.4 dB) SFDR and 71.3 dB (63.3 dB) SNDR, corresponding to 11.6 (10.2) effective bits (ENOB).

[1]  Roberto Rubino,et al.  Relaxation Digital-to-Analog Converter with Foreground Digital Self-Calibration , 2020, 2020 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  Poki Chen,et al.  High-Precision PLL Delay Matrix With Overclocking and Double Data Rate for Accurate FPGA Time-to-Digital Converters , 2020, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Paolo Stefano Crovetti,et al.  A Digital-Based Virtual Voltage Reference , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  P. Crovetti.  Spectral characteristics of DDPM streams and their application to all‐digital amplitude modulation , 2021, Electronics Letters.

[5]  Edoardo Charbon,et al.  A Cryogenic 1 GSa/s, Soft-Core FPGA ADC for Quantum Computing Applications , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Zbigniew Kulka,et al.  Implementation of digital sigma-delta modulators for high-resolution audio digital-to-analog converters based on field programmable gate array , 2008 .

[7]  Poki Chen,et al.  FPGA Vernier Digital-to-Time Converter With 1.58 ps Resolution and 59.3 Minutes Operation Range , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Massimo Alioto,et al.  Fully Synthesizable Low-Area Analogue-to-Digital Converters With Minimal Design Effort Based on the Dyadic Digital Pulse Modulation , 2020, IEEE Access.

[9]  Orazio Aiello,et al.  Design of Relaxation Digital-to-Analog Converters for Internet of Things Applications in 40nm CMOS , 2019, 2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[10]  Xiaoxiao Li,et al.  An FPGA implemented 24-bit audio DAC with 1-bit sigma-delta modulator , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[11]  Yu Cao,et al.  Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  W.P. Marnane,et al.  An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[13]  Paolo S. Crovetti,et al.  All-Digital High Resolution D/A Conversion by Dyadic Digital Pulse Modulation , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Andrew B. Kahng,et al.  Two-pole analysis of interconnection trees , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[15]  Yu Cao,et al.  A 65 nm Programmable ANalog Device Array (PANDA) for Analog Circuit Emulation , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Massimo Alioto,et al.  Fully Synthesizable, Rail-to-Rail Dynamic Voltage Comparator for Operation down to 0.3 V , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Jean Mbihi,et al.  A Novel Digital Duty-Cycle Modulation Scheme for FPGA-Based Digital-to-Analog Conversion , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[18]  Roberto Rubino,et al.  Re-Thinking Analog Integrated Circuits in Digital Terms: A New Design Concept for the IoT Era , 2021, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Massimo Alioto,et al.  Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS , 2019, IEEE Access.