Concurrent round-robin dispatching scheme in a clos-network switch

A Clos-network switch architecture is attractive because of its scalability. Previously proposed implementable dispatching schemes from the first stage to the second stage, such as random dispatching, are not able to achieve a high throughput unless the internal bandwidth is expanded. This paper proposes a concurrent round-robin dispatching (CRRD) scheme for a Clos-network switch, to overcome the throughput limitation of the random dispatching scheme. The CRRD scheme provides high switch throughput without expanding internal bandwidth. CRRD implementation is very simple because only simple roundrobin arbiters are adopted. In CRRD, the round-robin arbiters concurrently perform the matching between requesting cells and output links in each first-stage module to dispatch the cells to available second-stage modules. We show that CRRD achieves 100% throughput under uniform traffic. When the offered load reaches 1.0, the pointers of roundrobin arbiters at the first-stage and second-stage modules are effectively desynchronized and contention is avoided. key words: Packet switch, Clos-network switch, dispatching, arbitration, throughput

[1]  F. M. Chiussi,et al.  Low-cost scalable switching solutions for broadband networking: the ATLANTA architecture and chipset , 1997 .

[2]  Nick McKeown,et al.  Scheduling algorithms for input-queued cell switches , 1996 .

[3]  J. Chao Saturn: a terabit packet switch using dual round robin , 2000 .

[4]  H. Jonathan Chao,et al.  Design and Implementation of Abacus Switch: A Scalable Multicast ATM Switch , 1997, IEEE J. Sel. Areas Commun..

[5]  Jonathan S. Turner,et al.  Design of a gigabit ATM switch , 1997, Proceedings of INFOCOM '97.

[6]  Hung-Hsiang Jonathan Chao,et al.  Centralized contention resolution schemes for a large-capacity optical ATM switch , 1998, 1998 IEEE ATM Workshop Proceedings. 'Meeting the Challenges of Deploying the Global Broadband Network Infrastructure' (Cat. No.98EX164).

[7]  Nick McKeown,et al.  A Starvation-free Algorithm For Achieving 100% Throughput in an Input- Queued Switch , 1999 .

[8]  Naoaki Yamanaka,et al.  Architectural choices in large scale ATM switches , 1998 .

[9]  Nick McKeown,et al.  The Tiny Tera: A Packet Switch Core , 1998, IEEE Micro.

[10]  Eiji Oki,et al.  A 10-Gb/s (1.25 Gb/s×8)4×2 0.25-μm CMOS/SIMOX ATM switch based on scalable distributed arbitration , 1999, IEEE J. Solid State Circuits.

[11]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[12]  Eiji Oki,et al.  A 10Gb / s ( 1 . 25 Gb / s 8 ) 4 2 0 . 25m CMOS / SIMOX ATM Switch Based on Scalable Distributed Arbitration , 1999 .

[13]  Nick McKeown,et al.  The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.