Impact of tunnel currents and channel resistance on the characterization of channel inversion layer charge and polysilicon-gate depletion of sub-20-/spl Aring/ gate oxide MOSFETs

This paper discusses the limitations on MOSFET test structures used in extracting the polysilicon gate doping from capacitance-voltage (C-V) analysis in strong inversion, especially for ultrathin gate oxides. It is shown that for sub-20-/spl Aring/ oxide MOS devices, transistors with channel lengths less than about 10 /spl mu/m will be needed to avoid an extrinsic capacitance roll-off in strong inversion. The upper limit of the channel length has been estimated using a new simple transmission-line-model of the terminal capacitance, which accounts for the nonnegligible gate tunneling current and finite channel resistance.

[1]  M. Heyns,et al.  Determination of tunnelling parameters in ultra-thin oxide layer poly-Si/SiO2/Si structures , 1995 .

[2]  P. Chow,et al.  A new AC technique for accurate determination of channel charge and mobility in very thin gate MOSFET's , 1986, IEEE Transactions on Electron Devices.

[3]  Douglas A. Buchanan,et al.  Reliability and integration of ultra-thin gate dielectrics for advanced CMOS , 1997 .

[4]  C. Wang,et al.  Identification and measurement of scaling-dependent parasitic capacitances of small-geometry MOSFET's , 1996 .

[5]  W. Dahlke,et al.  Theory of tunneling into interface states , 1970 .

[6]  Shiuh-Wuu Lee,et al.  A capacitance-based method for experimental determination of metallurgical channel length of submicron LDD MOSFETs , 1994 .

[7]  A. F. Tasch,et al.  A universal MOSFET mobility degradation model for circuit simulation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Hiroshi Iwai,et al.  Tunneling gate oxide approach to ultra-high current drive in small geometry MOSFETs , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[9]  A. Agarwal,et al.  Low leakage, ultra-thin gate oxides for extremely high performance sub-100 nm nMOSFETs , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[10]  T. Smedes,et al.  Influence of channel series resistances on dynamic MOSFET behaviour , 1994 .

[11]  Eric M. Vogel,et al.  Modeled tunnel currents for high dielectric constant dielectrics , 1998 .

[12]  B. Riccò,et al.  Characterization of polysilicon-gate depletion in MOS structures , 1996, IEEE Electron Device Letters.

[13]  N. D. Arora,et al.  MOSFET Models for VLSI Circuit Simulation: Theory and Practice , 1993 .

[14]  W. Lin,et al.  A simple method for extracting average doping concentration in the polysilicon and silicon surface layer near the oxide in polysilicon-gate MOS structures , 1994, IEEE Electron Device Letters.

[15]  Ming-Ta Hsieh,et al.  MOSFET transistors fabricated with high permitivity TiO/sub 2/ dielectrics , 1997 .

[16]  U. Lieneweg.  Frequency response of charge transfer in MOS inversion layers , 1980 .

[17]  Sub-100 nm nMOSFETs with direct tunneling thermal, nitrous and nitric oxides , 1998, 56th Annual Device Research Conference Digest (Cat. No.98TH8373).