A Low-Latency Syndrome-based Deep Learning Decoder Architecture and its FPGA Implementation