Hardware reduction by combining pipelined A/D conversion and FIR filtering for channel equalization

Traditional methods for channel equalization often involve cascading, a pipelined A/D converter and a FIR filter. Given the nature of pipelined converters, a new method is proposed that performs partial equalization within the pipelined A/D thus reducing the number of taps required for the FIR filter. Simulations have shown it is possible to save 54 flip-flops at the cost of -32 dB of NSR error for a typical Ethernet channel equalizer. Further hardware can be saved if more error can be tolerated in an application. The system level design and equations describing the hardware requirements have been provided.

[1]  Yusuf Leblebici,et al.  Design and realization of a modular 200 MSample/s 12-bit pipelined A/D converter block using deep-submicron digital CMOS technology , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  K. Muhammad,et al.  A 550-MSample/s 8-Tap FIR digital filter for magnetic recording read channels , 2000, IEEE Journal of Solid-State Circuits.

[3]  Asad A. Abidi,et al.  A 40-mW 55 Mb/s CMOS equalizer for use in magnetic storage read channels , 1994 .

[4]  M. Waltari,et al.  A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[5]  C. Andre T. Salama,et al.  A 10 bit, 50 M sample/s, low power pipelined A/D converter for cable modem applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Jingyu Huang,et al.  Simulated performance of 1000BASE-T receiver with different analog front end designs , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[7]  Behzad Razavi,et al.  A 125-MHz CMOS mixed-signal equalizer for Gigabit Ethernet on copper wire , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[8]  H. Samueli,et al.  A 52 Mb/s universal DSL transceiver IC , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  Lihua Peng,et al.  A pipelined A/D converter for high-speed and high-resolution application , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[10]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .