Channel ion implantation for small-geometry high-performance CMOS-SOS circuits

This paper describes an experimental study of channel ion implantation for optimization of small-geometry (1-1.5 µm) n- and p-channel silicon-on-sapphire (SOS) MOSFET's for high-performance CMOS applications. The influence of a wide range of channel implantation conditions on device characteristics are reported, and optimum channel doping profiles identified. Adequate performance of NMOS devices is achieved by the use of double boron channel implants, but excellent PMOS devices are obtained by the use of very lightly doped near-intrinsic device islands.

[1]  S.L. Partridge,et al.  A comparative study of CMOS processes for VLSI applications , 1982, IEEE Transactions on Electron Devices.

[2]  Luong Mo Dang,et al.  A simple current model for short-channel IGFET and its application to circuit simulation , 1979, IEEE Journal of Solid-State Circuits.

[3]  J. T. Clemens,et al.  Characterization of the electron mobility in the inverted <100> Si surface , 1979, 1979 International Electron Devices Meeting.

[4]  R. M. Swanson,et al.  Ion-implanted complementary MOS transistors in low-voltage circuits , 1972 .

[5]  Y. Omura.  A simple model for short-channel effects of a buried-channel MOSFET on the buried insulator , 1982, IEEE Transactions on Electron Devices.

[6]  M. Fukuma,et al.  SOS/CMOS as a high performance LSI device , 1980, 1980 International Electron Devices Meeting.

[7]  Submicrometer polysilicon gate CMOS/SOS technology , 1980, IEEE Transactions on Electron Devices.

[8]  M. Fukuma,et al.  SOS/CMOS as a high-performance LSI device , 1982 .