Sub-threshold standard cell sizing methodology and library comparison
暂无分享,去创建一个
[1] Jun Zhou,et al. A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).
[2] Ulrich Rückert,et al. Multiobjective optimization for transistor sizing sub-threshold CMOS logic standard cells , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[3] Naveen Verma,et al. A 65nm Sub-Vt Microcontroller with Integrated SRAM and Switched-Capacitor DC-DC Converter , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[4] David Bol,et al. Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits , 2009, ISLPED.
[5] Bo Liu,et al. Library tuning for subthreshold operation , 2012, 2012 IEEE Subthreshold Microelectronics Conference (SubVT).
[6] A. Wang,et al. Modeling and sizing for minimum energy operation in subthreshold circuits , 2005, IEEE Journal of Solid-State Circuits.
[7] David Blaauw,et al. Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[8] Giovanni Squillero,et al. RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..
[9] Yannis Tsividis,et al. Operation and Modeling of the Mos Transistor (The Oxford Series in Electrical and Computer Engineering) , 2004 .
[10] D. Al-Khalili,et al. A new subthreshold leakage model for NMOS transistor stacks , 2007, 2007 IEEE Northeast Workshop on Circuits and Systems.
[11] David Bol,et al. SleepWalker: A 25-MHz 0.4-V Sub- $\hbox{mm}^{2}$ 7- $\mu\hbox{W/MHz}$ Microcontroller in 65-nm LP/GP CMOS for Low-Carbon Wireless Sensor Nodes , 2013, IEEE Journal of Solid-State Circuits.
[12] T. Gemmeke,et al. Variability aware cell library optimization for reliable sub-threshold operation , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).
[13] P. Bahr,et al. Sampling: Theory and Applications , 2020, Applied and Numerical Harmonic Analysis.
[14] L. Fenton. The Sum of Log-Normal Probability Distributions in Scatter Transmission Systems , 1960 .
[15] E. Crow,et al. Lognormal Distributions: Theory and Applications , 1987 .
[16] Bo Liu,et al. Standard cell sizing for subthreshold operation , 2012, DAC Design Automation Conference 2012.
[17] John Keane,et al. Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[18] David Bol,et al. Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic , 2009, ISLPED.
[19] Anantha Chandrakasan,et al. Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.
[20] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[21] A.P. Chandrakasan,et al. A 65 nm Sub-$V_{t}$ Microcontroller With Integrated SRAM and Switched Capacitor DC-DC Converter , 2008, IEEE Journal of Solid-State Circuits.
[22] Rakesh Chadha,et al. Static Timing Analysis for Nanometer Designs: A Practical Approach , 2009 .
[23] David Blaauw,et al. A 0.27V 30MHz 17.7nJ/transform 1024-pt complex FFT core with super-pipelining , 2011, 2011 IEEE International Solid-State Circuits Conference.
[24] Gilles Sicard,et al. A 45nm CMOS 0.35v-optimized standard cell library for ultra-low power applications , 2009, ISLPED.
[25] Anantha Chandrakasan,et al. Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.
[26] Sachin S. Sapatnekar,et al. Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing , 2006, 2006 43rd ACM/IEEE Design Automation Conference.