Digitally Assisted Concurrent Built-In Tuning of RF Systems Using Hamming Distance Proportional Signatures

In this paper, a novel built-in tuning technique to compensate for variability induced imperfections in RF subsystems is proposed. The test stimulus is obtained from a filtered digital pattern and the RF response is down-converted using an envelope detector. The resulting signal is mapped to a digital signature, such that the Hamming Distance between the observed and the golden signature represents the degree by which the circuit specifications (Gain, IIP3, EVM, etc) differ from the ideal. A hardware driven algorithm is used to minimize this Hamming Distance to concurrently optimize (tune) multiple RF specifications. As opposed to prior research, the method does not require the use of an on-chip digital signal processor and uses minimal on-chip hardware. Results obtained on a 2.4 GHz transmitter subsystem show significant impact of tuning on device specifications.

[1]  Ping-Ying Wang,et al.  An analog enhanced all digtial RF fractional-N PLL with self-calibrated capability , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[2]  Abhijit Chatterjee,et al.  ACT: Adaptive Calibration Test for Performance Enhancement and Increased Testability of Wireless RF Front-Ends , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[3]  Abhijit Chatterjee,et al.  Specification based digital compatible built-in test of embedded analog circuits , 2001, Proceedings 10th Asian Test Symposium.

[4]  Kaushik Roy,et al.  An 8.3GHz dual supply/threshold optimized 32b integer ALU-register file loop in 90nm CMOS , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[5]  Jürgen Koehl,et al.  DATE 2006 Special Session: DFM/DFY Design for Manufacturability and Yield - influence of process variations in digital, analog and mixed-signal circuit design , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[6]  Kwang-Ting Cheng,et al.  Digitally-Assisted Analog/RF Testing for Mixed-Signal SoCs , 2008, 2008 17th Asian Test Symposium.

[7]  Kwang-Ting Cheng,et al.  A Built-in self-calibration scheme for pipelined ADCs , 2009, 2009 10th International Symposium on Quality Electronic Design.

[8]  Chih-Hung Lin,et al.  Joint Polynomial and Look-Up-Table Predistortion Power Amplifier Linearization , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Vivek De,et al.  Life is CMOS: why chase the life after? , 2002, DAC '02.

[10]  Abhijit Chatterjee,et al.  Fault-based alternate test of RF components , 2007, 2007 25th International Conference on Computer Design.

[11]  Imran Bashir,et al.  RF Built-in Self Test of a Wireless Transmitter , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Boris Murmann,et al.  A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[13]  Abhijit Chatterjee,et al.  Digital-Compatible BIST for Analog Circuits Using Transient Response Sampling , 2000, IEEE Des. Test Comput..

[14]  Ping-Ying Wang,et al.  A direct digital frequency modulation PLL with all digital on-line self-calibration for quad-band GSM/GPRS transmitter , 2009, 2009 Symposium on VLSI Circuits.

[15]  Z. Wang,et al.  Coping with process variations in ultra-low power CMOS analog integrated circuits , 2007, Proceedings 2007 IEEE SoutheastCon.

[16]  Michael H. Perrott,et al.  A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation , 1997, IEEE J. Solid State Circuits.