Defect and fault tolerance SRAM-based FPGAs by shifting the confoguration data

The homogeneous structure of field programmable gate arrays (FPGAs) suggests that the defect tolerance can be achieved by shifting the configuration data inside the FPGA. This paper proposes a new approach for tolerating the defects in FPGA’s configurable logic blocks (CLBs). The defects affecting the FPGA’s interconnection resources can also be tolerated with a high probability. This method is suited for the makers, since the yield of the chip is considerably improved, specially for large sizes. On the other hand, defect-free chips can be used as either maximum size, ordinary array chips or fault tolerant chips. In the fault tolerant chips, the users will be able to achieve directly the fault tolerance by only shifting the design data automatically, without changing the physical design of the running application, without loading other configurations data from the off-chip FPGA, and without the intervention of the company. For tolerating defective resources, the use of spare CLBs is required. In this paper, two possibilities for distributing the spare resources (king-shifting and Horse-allocation) are introduced and compared. key words: defect tolerance, fault tolerance, field programmable gate array (FPGA), shifting configurations data, yield improvement

[1]  Claude Thibeault,et al.  A New Yield Formula for Fault-Tolerant Large-Area Devices , 1989 .

[2]  Andrew M. Tyrrell,et al.  The yield enhancement of field-programmable gate arrays , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Miodrag Potkonjak,et al.  Low overhead fault-tolerant FPGA systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Yasuo Kawahara,et al.  Introducing redundancy in field programmable gate arrays , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[5]  Shantanu Dutt,et al.  Methodologies for Tolerating Cell and Interconnect Faults in FPGAs , 1998, IEEE Trans. Computers.

[6]  Satoshi Kaneko,et al.  Defect and fault tolerance FPGAs by shifting the configuration data , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[7]  Yervant Zorian,et al.  Testing the Interconnect of RAM-Based FPGAs , 1998, IEEE Des. Test Comput..

[8]  C. L. Liu,et al.  Timing driven placement reconfiguration for fault tolerance and yield enhancement in FPGAs , 1996, Proceedings ED&TC European Design and Test Conference.

[9]  Zvonko G. Vranesic,et al.  Field-Programmable Gate Arrays , 1992 .

[10]  Fabrizio Lombardi,et al.  Detection of bridging faults in logic resources of configurable FPGAs using I/sub DDQ/ , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Israel Koren,et al.  Yield Models for Defect-Tolerant VLSI Circuits: A Review , 1989 .

[13]  Charles E. Stroud,et al.  BIST-based diagnostics of FPGA logic blocks , 1997, Proceedings International Test Conference 1997.

[14]  N. Hastie,et al.  The implementation of hardware subroutines on field programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[15]  Glenn H. Chapman,et al.  Using Laser Defect Avoidance to Build Large-Area FPGAs , 1998, IEEE Des. Test Comput..

[16]  Kazuo Nakajima,et al.  Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Hideo Fujiwara,et al.  Universal Fault Diagnosis for Lookup Table FPGAs , 1998, IEEE Des. Test Comput..

[18]  H. Ito,et al.  Design of an automatic testing for FPGAs , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[19]  Yervant Zorian,et al.  Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[20]  Hideo Ito,et al.  Testing the logic cells and interconnect resources for FPGAs , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[21]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[22]  Fabrizio Lombardi,et al.  Multiple fault detection in logic resources of FPGAs , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[23]  Fabrizio Lombardi,et al.  A XOR-tree based technique for constant testability of configurable FPGAs , 1997, Proceedings Sixth Asian Test Symposium (ATS'97).

[24]  Steven Trimberger,et al.  Scheduling designs into a time-multiplexed FPGA , 1998, FPGA '98.

[25]  Janusz Rajski,et al.  Probabilistic Analysis of Yield and Area Utilization of Reconfigurable Rectangular Processor Arrays , 1989 .

[26]  Fabrizio Lombardi,et al.  Testing configurable LUT-based FPGA's , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[27]  Miodrag Potkonjak,et al.  On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..