A multi-processor reduction machine for user-defined reduction languages.
暂无分享,去创建一个
[1] A. L. Davis,et al. The architecture and system method of DDM1: A recursively structured Data Driven Machine , 1978, ISCA '78.
[2] Arvind,et al. A Computer Capable of Exchanging Processors for Time , 1977, IFIP Congress.
[3] Klaus J. Berkling. Reduction languages for reduction machines , 1974, ISCA '75.
[4] Jack B. Dennis,et al. A preliminary architecture for a basic data-flow processor , 1974, ISCA '75.
[5] Elliott I. Organick. New directions in computer systems architecture , 1979 .
[6] Edward P. Farrell,et al. A concurrent computer architecture and a ring based implementation , 1979, ISCA '79.
[7] Philip C. Treleaven,et al. Exploitng Program Concurrency in Computing Systems , 1979, Computer.
[8] John W. Backus,et al. Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs , 1978, CACM.
[9] Robert M. Keller,et al. A loosely-coupled applicative multi-processing system , 1899 .
[10] Suhas S. Patil,et al. A Programmable Logic Approach for VLSI , 1979, IEEE Transactions on Computers.
[11] John W. Backus. Programming language semantics and closed applicative languages , 1973, POPL '73.
[12] Elliott Irving Organick,et al. Interpreting machines: Architecture and programming of the B1700/B1800 series (Operating and programming systems series) , 1978 .