CMOS VLSI Design of Low Power SRAM Cell Architectures with New TMR: A Layout Approach

Rapid increase in technology for faster and smarter innovations that smoothens the needs of humans resulting in use of super tech gadgets, which use memory, such as, RAM. To meet the increasing demands, the size is getting reduced and the need to save power arises which reduces the equipment for cooling processes and maintenance. The SRAM cells with lower power dissipation and proper read and write stability is required. This study deals with the design of SRAM cells with low power dissipation in comparison with the conventional SRAM cell design. The SRAM cell design ranges from 3-14T depending on the importance of the application. Here we choose the 6T SRAM cell. The elementary structure uses pass transistor and CMOS, while the proposed SRAM consists of Transmission gates, CMOS, Pseudo-NMOS. This proposed model is compared with two other models of varied 6T SRAM cell. This study also exemplify with the new Triple Modular Redundancy (TMR) techniques with SRAM cell architecture and the layout area with power dissipation results are compared with the existing voting mechanism in 50, 70 90 and 120 nm foundry fabrication process technologies. It is apparent that the proposed voting circuit produces less area at the cost of power dissipation.

[1]  V. Elamaran,et al.  Low power prescaler implementation in CMOS VLSI , 2012, 2012 International Conference on Emerging Trends in Electrical Engineering and Energy Management (ICETEEEM).

[2]  Zainalabedin Navabi,et al.  Embedded Core Design with FPGAs , 2006 .

[3]  Zvonko G. Vranesic,et al.  Fundamentals of Digital Logic with VHDL Design , 2008 .

[4]  S. Dasgupta,et al.  A comparative study of 6T, 8T and 9T decanano SRAM cell , 2009, 2009 IEEE Symposium on Industrial Electronics & Applications.

[5]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[6]  V. Elamaran,et al.  CMOS VLSI Design of Low Power Comparator Logic Circuits , 2014 .

[7]  V. Elamaran,et al.  Low Energy, Low Power Adder Logic Cells: A CMOS VLSI Implementation , 2014 .

[8]  Volnei Pedroni.  Digital Electronics and Design with VHDL , 2008 .

[9]  John P. Uyemura.  Introduction to VLSI Circuits and Systems , 2001 .

[10]  Gary K. Yeap,et al.  Practical Low Power Digital VLSI Design , 1997 .

[11]  Tapan J. Chakraborty,et al.  A TMR Scheme for SEU Mitigation in Scan Flip-Flops , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[12]  Rajendra M. Patrikar,et al.  Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits , 2009, Microelectron. Reliab..

[13]  V. Elamaran,et al.  VLSI design of low power SRAM architectures for FPGAs , 2014, 2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE).

[14]  Hao Luo,et al.  Overview of Radiation Hardening Techniques for IC Design , 2010 .

[15]  Lirida A. B. Naviner,et al.  An efficient tool for reliability improvement based on TMR , 2010, Microelectron. Reliab..

[16]  Samuel Nascimento Pagliarini,et al.  SNaP: A novel hybrid method for circuit reliability assessment under multiple faults , 2013, Microelectron. Reliab..

[17]  V. Subhamkari,et al.  Low Power Single Bit line 6T SRAM Cell With High Read Stability , 2013 .

[18]  V. Elamaran,et al.  A Case Study of Nanoscale FPGA Programmable Switches with Low Power , 2013 .

[19]  Wasim Hussain,et al.  A read-decoupled gated-ground SRAM architecture for low-power embedded memories , 2012, Integr..