A half-micron CMOS logic generation

[1]  B. El-Kareh,et al.  Design of submicron PMOSFETs for DRAM array applications , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[2]  R. R. Uttecht,et al.  A four-level-metal fully planarized interconnect technology for dense high performance logic and SRAM applications , 1991, 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference.

[3]  Yuan Taur,et al.  A high-performance 0.25- mu m CMOS technology. I. Design and characterization , 1992 .

[4]  Ronald J. Bolam,et al.  A thermally activated gate current in off-state PMOSFETs , 1991, 29th Annual Proceedings Reliability Physics 1991.

[5]  James S. Nakos,et al.  Comparison of transformation to low-resistivity phase and agglomeration of TiSi/sub 2/ and CoSi/sub 2/ , 1991 .

[6]  K. Johnson,et al.  Damascene stud local interconnect in CMOS technology , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[7]  Dr.-Ing. Wilhelm G. Spruth The Design of a Microprocessor , 1989, Springer Berlin Heidelberg.

[8]  D. Critchlow,et al.  A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM's , 1986 .