An 8-phase 10GHz voltage controlled ring oscillator for 40 Gbit/s BiPON clock-and-data recovery
暂无分享,去创建一个
New technologies such as cloud services and the Internet of Things have led to a demand for higher bandwidths, as well as the need for dynamic bandwidth allocation. This flexible bandwidth is offered by the BiPON protocol. By using BiPON, a significant power consumption reduction can be realized at the receiver side by using a 1:4 sub-sampling clock-and-data recovery circuit (CDR). To realize this CDR, the phase detector needs 8 phases of a 10GHz sampling clock. In this paper, we present the design and measurements of such a VCO, which has a tuning range of 6.57 GHz to 10.61 GHz and a gain of 250 MHz/V, while consuming about 30mW.
[1] Franziska Hoffmann,et al. Design Of Analog Cmos Integrated Circuits , 2016 .
[2] Xin Yin,et al. 10 Gbit/s bit interleaving CDR for low-power PON , 2012 .
[3] Arnaud Dupas,et al. Demonstration of low-power bit-interleaving TDM PON , 2012 .
[4] Behzad Razavi,et al. Design of Analog CMOS Integrated Circuits , 1999 .