HiBRID-SoC: a multi-core system-on-chip architecture for multimedia signal processing applications

The HiBRID-SoC multi-core system-on-chip targets a wide range of application fields with particularly high processing demands, including general signal processing applications, video and audio de-/encoding, and a combination of these tasks. For this purpose, the HiBRID-SoC integrates three fully programmable processors cores and various interfaces onto a single chip, all tied to a 64 bit AMBA AHB bus. The processor cores are individually optimized to the particular computational characteristics of different application fields, complementing each other to deliver high performance levels with high flexibility at reduced system cost. The HiBRID-SoC is fabricated in a 0.18 /spl mu/m 6LM standard-cell CMOS technology, occupies about 82 mm/sup 2/, and operates at 145 MHz.

[1]  Tughrul Arslan,et al.  Proceedings Design, Automation and Test in Europe Conference and Exhibition , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  S. Aign,et al.  Overview of the MPEG-4 Standard and Error Resilience Investigations , 1998 .

[3]  Mladen Berekovic,et al.  The MPEG-4 Multimedia Coding Standard: Algorithms, Architectures and Applications , 1999, J. VLSI Signal Process..

[4]  K. Ohmori,et al.  A 60 MHz 240 mW MPEG-4 video-phone LSI with 16 Mb embedded DRAM , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  Peter Pirsch,et al.  Instruction Set Extensions for MPEG-4 Video , 1999, J. VLSI Signal Process..

[6]  Ad J. van de Goor,et al.  March tests for word-oriented memories , 1998, Proceedings Design, Automation and Test in Europe.

[7]  T. Takayanagi,et al.  A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM , 2000, IEEE Journal of Solid-State Circuits.

[8]  Said Hamdioui,et al.  Fault models and tests for two-port memories , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[9]  N. Seshan.  High VelociTI processing [Texas Instruments VLIW DSP architecture] , 1998 .

[10]  Peter Pirsch,et al.  The M-PIRE MPEG-4 codec DSP and its macroblock engine , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[11]  W. Hinrichs,et al.  Hipar-DSP-a scalable family of high performance DSP-cores , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[12]  Jr. Earl E. Swartzlander,et al.  VLSI Signal Processing Systems , 1985 .

[13]  Said Hamdioui,et al.  March tests for realistic faults in two-port memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.